Thursday, October 6, 2022 2:38 PM

ECE 375 Computer Organization and Assembly Language Programming Fall 2022 Assignment #1

[20 pts]

1- (a) Suppose a processor or CPU supports 64 different instructions and has a memory of 1K (K = 1024) words. Determine the size of each memory word for the following instruction formats:

(i) 3-address instruction format (ii) 2-address instruction format

(iii) 1-address instruction format

(b) Explain the advantages and disadvantages of the three instruction formats.

[20 pts] 2- Show a block diagram of the hardware necessary (similar to Figures 3.12 - 3.13 in the textbook) to connect AC to the Internal Data Bus and the ALU in the pseudo-CPU using a tri-state buffer and a multiplexer (MUX).

[20 pts]

3- For the pseudo-CPU shown in Figure 3.9 in the textbook, explain whether or not each of the following microoperations can be performed in a single clock cycle. Assume PC and MAR each contain 12 bits, AC and MDR each contain 16 bits, and IR is 4 bits. (a) MAR \leftarrow AC, MDR \leftarrow MAR (b) IR \leftarrow MDR, MAR \leftarrow MDR

(d) MDR ← AC + 1

(c) MAR \leftarrow MDR, MDR \leftarrow M(MAR) (e) AC ← MDR, PC ← PC + 1


(f) $PC \leftarrow PC + AC$

[20 pts] 4- Consider the following hypothetical 1-address assembly instruction called "Add Then Store Indirect with Predecrement" of the form

Suppose we want to implement this instruction on the pseudo-CPU discussed in class augmented with TEMP register as shown below. Give the sequence of microoperations required to implement the Execute cycle (Fetch cycle is given below) for the above ADDTHENSTORE -(x) instruction. Your solution should result in exactly 9

ADDTHENSTORE -(x); $M[x] \leftarrow M[x]-1$, $M[M[x]] \leftarrow AC+M[M[x]]$

microoperations. Assume an instruction consists of 16 bits: A 4-bit opcode and a 12-bit address. All operands are 16 bits. PC and MAR each contain 12 bits. AC, MDR, and TEMP each contain 16 bits, and IR is 4 bits. Note that the original content of AC should be preserved. Assume PC is currently pointing to the ADDTHENSTORE instruction and only PC and AC have the capability to increment/decrement itself.



ALU

Do not be concerned about what happens to the Status Register (SREG) after the operation. Instructions are unrelated. (i) ldi

la.

i.


r27, 85 Data Memory Registers (ii) ror 01 (iii) adc r2, r1 R0 0100 01 (iv) sts \$0007, r28 0101 ΒE 05 R1 (v) sbiw XH:XL, 2 35 0102 R2 1B EC 0103

R3

07

5- Based on the initial register and data memory contents shown below (represented in hexadecimal), show how these contents are modified (in *hexadecimal*) after executing each of the following AVR assembly instructions.





36 bits

10 pits 10 bits 6 bits opcode 26 bits Address Address

10 bits


Address

Memory size = 1 K

logzot= 6 bits

6 bits

opcode



Internal Data Bus

10 bits

Address

210 = 1024

10 bits

Address

AC input Mux

0 1

ENABLE

output

the disadvantage is that it requires more number of bits.

NJA3a. MAR ←AC, MDR ← MAR Can't be performed in the same cycle because we're using the data stored in MAR IR < MDR, MAR < MDR Can be performed in the same cycle because its reading data from the MDR

to 2 different locations

to the same source

e. AC < MDR, PC < PC+1

c. MAR < MDR, MDR < M(MAR)

d. MDR <AC+1 Can't be performed in the same cycle because I is being added to AC at the same time its being read

Can't be performed in the same cycle

because MDR is being read & writing

f. PC ← PC + AC Can't be performed in the same cycle because you're modifying & writing to it 4.

2. AC + MDR, MDR + MCMAR]

MCMAR] < MOR, MAR < MOR

Can be performed in the same cycle

because PC is not used in the first call

IJ.

V.

3.

4

MDR < MCMAR] AC - AC+MDR

AC+AC+1

MOR - AC

1. temp + AC

MCMAR] < MOR < AC

A(← temp

0x18,000/1011

5i. Idi r27,85 * load upper byte

r27 = 0x55 * rotate right value ii. yor r2

= 0x8D iii adc r2, r1 - add with carry

1B + 05 = UX20 5ts \$0007, 128 * stores 1 Byte from R28 to 0007

138 = 0403 £0007 = 0x07

SbIW XH:XL, 2 & Subtract 127:126-2 r27: r26 -2 = 0x104