

SIPMOS® Small-Signal-Transistor


Features

- P-Channel
- Enhancement mode
- Normal level
- · Avalanche rated
- Pb-free lead plating; RoHS compliant
- Qualified according to AEC Q101



Product Summary

V _{DS}	-100	V
R _{DS(on),max}	900	mΩ
I _D	-0.98	Α





Туре	Package	Tape and Reel Information	Marking	Lead free	Packing
BSP321P	PG-SOT-223	L6327: 1000 pcs/reel	BSP321P	Yes	Non dry

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _C =25 °C	-0.98	А
]	T _C =70 °C	-0.79	
Pulsed drain current	I _{D,pulse}	T _C =25 °C	-3.9	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =-0.98 A, $R_{\rm GS}$ =25 Ω	57	mJ
Gate source voltage	V_{GS}		±20	V
Power dissipation	P_{tot}	T _C =25 °C	1.8	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
ESD Class		JESD22-A114-HBM	1A (250V to 500V)	
Soldering temperature			260 °C	
IEC climatic category; DIN IEC 68-1			55/150/56	



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - ambient	R_{thJA}	minimal footprint, steady state	-	-	115	
		6 cm ² cooling area ¹⁾ , steady state	-	-	70	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	V _{GS} =0 V, I _D =-250 μA	-100	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	V _{DS} =V _{GS} ,I _D =-380 μA	-2.1	-3.0	-4	
Zero gate voltage drain current	I _{DSS}	$V_{\rm DS}$ =-100 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	-	-0.1	-1	μΑ
		V _{DS} =-100 V, V _{GS} =0 V, T _j =150 °C	-	-10	-100	
Gate-source leakage current	I _{GSS}	V _{GS} =-20 V, V _{DS} =0 V	-	-10	-100	nA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =-10 V, I _D =-0.98 A	1	689	900	mΩ
Transconductance	$g_{ ext{fs}}$	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = -0.79~{\rm A}$	0.6	1.2	-	S

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.




Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	240	319	pF
Output capacitance	Coss	V _{GS} =0 V, V _{DS} =-25 V, f=1 MHz	-	62	82	
Reverse transfer capacitance	Crss]	-	28	42	
Turn-on delay time	t _{d(on)}		-	5.9	8.8	ns
Rise time	tr	V _{DD} =-50 V, V _{GS} =- 10 V, I _D =-0.98 A,	-	4.4	6.6	
Turn-off delay time	t _{d(off)}	$R_{\rm G}$ =6 Ω	-	16.5	24.7	
Fall time	t _f] [-	8.5	12.7	
Gate Charge Characteristics ²⁾						
Gate to source charge	Q _{gs}		-	1.1	1.4	nC
Gate to drain charge	Q_{gd}	V _{DD} =-80 V, I _D =- 0.98 A, V _{GS} =0 to -10 V	-	4	6	
Gate charge total	Qg		-	9	12	
Gate plateau voltage	$V_{\rm plateau}$		-	4.5	-	V
Reverse Diode						
Diode continuous forward current	Is		-	-	-0.98	Α
Diode pulse current	I _{S,pulse}		-	-	-3.9	1
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =0.98 A, T _j =25 °C	-	0.84	1.2	V
Reverse recovery time	t _{rr}	V_R =50 V, I_F = $ I_S $, di_F/dt =100 A/ μ s	-	47	-	ns
Reverse recovery charge	Q _{rr}		-	96	-	nC

²⁾ See figure 16 for gate charge parameter definition




1 Power dissipation

P_{tot} =f(T_{C})



2 Drain current


$$I_{\rm D}$$
=f($T_{\rm C}$); $|V_{\rm GS}|$ \geq 10 V



3 Safe operating area

$$I_{\rm D}$$
=f($V_{\rm DS}$); $T_{\rm C}$ =25 °C; D =0


parameter: $t_{\rm p}$



4 Max. transient thermal impedance

$$Z_{\text{thJC}}$$
=f(t_{p})

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C$


parameter: $V_{\rm GS}$



6 Typ. drain-source on resistance

 $R_{DS(on)}$ =f(I_D); T_j =25 °C


parameter: $V_{\rm GS}$



7 Typ. transfer characteristics


 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$

parameter: $T_{\rm j}$



8 Typ. forward transconductance


 g_{fs} =f(I_D); T_j =25 °C






9 Drain-source on-state resistance

$$R_{DS(on)}$$
=f(T_j); I_D =-0.98 A; V_{GS} =-10 V




11 Typ. capacitances

 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$



10 Typ. gate threshold voltage


$$V_{GS(th)}$$
=f(T_j); V_{GS} = V_{DS} ; I_D =-380 μ A



12 Forward characteristics of reverse diode

$$I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$$

parameter: $T_{\rm j}$






13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω


parameter: $T_{j(start)}$



14 Typ. gate charge


 $V_{\rm GS}$ =f($Q_{\rm gate}$); $I_{\rm D}$ =-0.98 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}$ =f(T_i); I_D =-250 μ A




16 Gate charge waveforms






Package Outline: PG-SOT-223



Footprint:

1.4 4.8 1.4 21 1.4 21

Packaging:





Published by Infineon Technologies AG 81726 Munich, Germany © 2010 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.