

## EDUCATION

<b>M.Eng. in Electrical Engineering and Computer Science</b>	<b>University of California, Berkeley</b>	<b>2022 – 2023</b>
<ul style="list-style-type: none"><li>• Focus on Embedded Systems and Robotics</li></ul>		
<b>B.A.Sc. in Electrical and Computer Engineering</b>	<b>University of Toronto</b>	<b>2017 – 2022</b>
<ul style="list-style-type: none"><li>• Minors in Artificial Intelligence, Robotics and Mechatronics, and Engineering Business</li></ul>		CGPA: 3.85

## LANGUAGES AND TECHNOLOGIES

- C; C++; Python; MATLAB; System Verilog; Tcl; Shell Script; Assembly; C#.NET; SQL; R; XML Schema; PHP; HTML
- Git; Valgrind; ROS; Quartus; Vivado; ModelSim; Simulink; Multisim (SPICE); Eyseshot (3D); gdb server
- FPGA (Intel, Xilinx); Function generator; Oscilloscope; Spectrum Analyzer; Multimeter; Arduino

## EMPLOYMENT

<b>Embedded System Engineer</b> (C, Verilog, Tcl, MATLAB)	<b>Analog Devices</b>	<b>Jul 2020 – Aug 2021</b>
<ul style="list-style-type: none"><li>• Worked on 5G 8T8R ORAN O-RU design and system integration spans from optical interface to transceiver</li><li>• Developed hardware, bare metal code, HAL embedded software to connect and link up components of the radio chain involving high-speed data management and manipulation (JESD204C, 10/25G Ethernet, DUC/DDC, DDR Playback/Capture) and communication protocols (SPI, I2C, etc.) to configure clock and transceiver chips</li><li>• Designed digital circuit (RTL coding in Verilog) on FPGA and debugged with simulations and oscilloscopes</li><li>• Experiences in schematic review, place &amp; route, timing closure, Linux OS boot up, RF, and system-level debug</li></ul>		
<b>Full Stack Software Developer</b> (C#.Net, WPF framework)	<b>Rocscience Inc.</b>	<b>May 2019 – Aug 2019</b>
<ul style="list-style-type: none"><li>• Integrated Sensemetrics API (TCP connection) and IDS Radar (HTTPS connection) into Slide3 (geotechnical software), fetching and filtering user-selected data through web servers and plotting onto the 3D model</li><li>• Developed new UI using WPF for importing and selecting data features and designed the user process flow</li></ul>		
<b>Electrical Engineer Intern</b> (Electrical test instruments)	<b>Bekaert Deslee</b>	<b>Jul 2018 – Aug 2018</b>
<ul style="list-style-type: none"><li>• Troubleshoot 200 feeder devices and decreased the discard rate by 30%, saving the company over \$10,000</li></ul>		

## PROJECTS

<b>Ultra-low-power high-dimensional SoC for reconfigurable AI at the edge</b> (C, Verilog, RISC-V)	<b>2022 – 2023</b>
<b>Spam Detection AI System over multi-FPGA Network</b> (Verilog, C, Xilinx Vivado)	<b>2022</b>
<ul style="list-style-type: none"><li>• Implement probabilistic model and hash table on hardware and software, utilizing 3 FPGAs over the network</li></ul>	
<b>Distributed Systems CRDT Library Design and Application</b> (C++)	<b>2021 – 2022</b>
<ul style="list-style-type: none"><li>• Designed a CRDT library with performance benchmark to achieve consistency and low merge latency.</li><li>• Created Trello-like project management tool using the library to show the benefit of a decentralized approach</li></ul>	
<b>KUKA Robot Manipulator Control</b> (MATLAB)	<b>2021</b>
<ul style="list-style-type: none"><li>• Algorithms to control the robotic arm for pattern drawing and motion planning with obstacle avoidance</li></ul>	
<b>TinyML Magic Wand Project</b> (Python, TensorFlow)	<b>2021</b>
<ul style="list-style-type: none"><li>• Implemented keyword spotting and gesture recognition and created end-to-end pipeline from data collection /pre-processing to model training, converting the model to TF Lite/Micro for deployment on Arduino</li></ul>	
<b>X-ray Diagnosis on Bacterial and Viral Pneumonia</b> (Python, PyTorch)	<b>2020</b>
<ul style="list-style-type: none"><li>• Using CNN, GAN, and transfer learning to detect lung diseases through X-ray images; achieved 95% accuracy</li></ul>	
<b>Map Application Software Design</b> (C++, OpenStreetMap API).	<b>2019</b>
<ul style="list-style-type: none"><li>• Created higher-level API and developed graphics interface for the Geographic Information System</li><li>• Found the fastest path to deliver multiple courier packages using weighted A* algorithm and heuristics search</li></ul>	
<b>Flappy Bird Game Hardware Design on FPGA</b> (C, ARM Assembly, Verilog, Intel Quartus)	<b>2019</b>

## LEADERSHIP

<b>President, VP Conference</b>	<b>Sustainable Engineers Association</b>	<b>May 2018 – May 2021</b>
<ul style="list-style-type: none"><li>• Oversaw the operation of the club and supported the execution of the club's events and initiatives.</li><li>• Developed full scale project plan and led the execution of the annual Sustainability Conference with over 300 attendees from universities and industries.</li></ul>		