
DATE **PAGES DESCRIPTION REV NOTES:** Release B-1 Moved C507 to pwr instead of gnd, Changed D35 to 40V schottky, Routed 1. Project Drawing Numbers: 100-0310703-D1 110-0310703-D1 Raw PCB DEV_SEL & JTAG_SEL jumper signals back to MAXII, Changed VCCA and VCCD PLL power decoupling, Changed R35,R38 to DNI, Changed CPU_RESETn pullup Gerber Files PCB Design Files 120-0310703-D1 to 2.5V and changed MAXII pin to 2.5V bank, Changed current sense circuit Assembly Drawing 130-0310703-D1 completely to version from SIII Host Board and added more measurements, Fab Drawing 140-0310703-D1 Moved several MAXII pins to accomodate more 2.5V signals to power 150-0310703-D1 measurement circuit. Changed OLED display connector to DNI, Increased output Schematic Drawing and coupling caps on -12V reg PCB Film 160-0310703-D1 170-0310703-D1 Bill of Materials 180-0310703-D1 Schematic Design Files D-1 10/9/2007 Changed U18, C247-248, R140 to DNI and shorted pins 1 to 5 on U18. Changed 210-0310703-D1 Functional Specification R13,R24,R28,R32,R43,R44,R46,R48,R49,R51,R80,R81,R134 from 3mohm to 220-0310703-D1 PCB Layout Guidelines Assembly Rework 320-0310703-D1 2. 938 Parts, 61 Library Parts, 803 Nets, 4689 Pins PAGE DESCRIPTION **Cyclone III F780 Development Kit Host Block Diagram** Power Port A Port B USB RJ45 Measure 2.0 Jack 125MHz Display



Digital Ground


1	Title, Notes, Block Diagram, Revision History
2	C3 FPGA Package Top
3	Power 1
4	Power 2
5	Current Sense
6	Cyclone III Power
7	Cyclone III Clocks
8	MAX II
9	DDR2 SDRAM (x72)
10	DDR2 SDRAM POWER & TERM
11	SRAM & FLASH
12	USB 2.0
13	10/100/1000 Ethernet
14	HSM Connectors
15	HSM Termination
16	User IO & Connector
17	Cyclone III Configuration
18	Cyclone III Banks 1,2,5&6
19	Cyclone III Banks 3,4,7&8
20	Decoupling
21	
22	
23	
24	
25	
26	
27	


Title Cyclone III Dev
Copyright (c) 2007, Altera Col
Size Document Number
B 150-0310


Alte	era Corporation, 9330 Scranton Rd #400, San Diego, CA 9212	i
Title	Cyclone III Development Kit Host Board	
	Copyright (c) 2007, Altera Corporation. All Rights Reserved.	
Size	Document Number	Rev


150-0310703-D1 D-1


E: Saturday, November 10, 2007 Sheet 1 of 20




































High Speed Mezzanine (HSM) Termination

By default all of the data signal on the HSMC's are single ended. 100 Ohm resistors should be installed between the P/N pairs in order to use differential signals.

R190 DNI	HSMA_RX_D_P0 HSMA_RX_D_N0
R187 DNI	HSMA_RX_D_P1 HSMA_RX_D_N1
R186 DNI	HSMA_RX_D_P2 HSMA_RX_D_N2
R181 DNI	HSMA_RX_D_P3 HSMA_RX_D_N3
R180 DNI	HSMA_RX_D_P4 HSMA_RX_D_N4
R176 DNI	HSMA_RX_D_P5 HSMA_RX_D_N5
R175 DNI	HSMA_RX_D_P6 HSMA_RX_D_N6
R172 DNI	HSMA_RX_D_P7 HSMA_RX_D_N7
R166 DNI	HSMA_RX_D_P8 HSMA_RX_D_N8
R165 DNI	HSMA_RX_D_P9 HSMA_RX_D_N9
R160 DNI	HSMA_RX_D_P10 HSMA_RX_D_N10
R159 DNI	HSMA_RX_D_P11 HSMA_RX_D_N11
	HOMA KY D MII
R156 DNI	HSMA RX D P12 HSMA RX D N12
R155 DNI	HSMA RX D P12

3 F S F S F S F S F S F S F S F S F S F	RX RX RX RX RX RX RX RX RX RX RX RX RX R	D D D D D D D D D	P1 N1 P2 N3 N3 N4 N4 N5 N6 N6 P7 N7
3 F 3 F 3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX RX RX RX RX RX R	D D D D D D D D D D D	P2 N2 P3 N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX RX RX RX RX RX R	D D D D D D D D D D D	P2 N2 P3 N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX RX RX RX RX	D D D D D D D	P2 N2 P3 N3 P4 N4 P5 N5
3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX	D D D D D D	P3 N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX	D D D D D D	P3 N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX RX	D D D D	N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX RX RX	D D D D	N3 P4 N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F	RX RX RX RX RX RX RX	D D D D	P4 N4 P5 N5 P6 N6
8 F 8 F 8 F 8 F	RX RX RX RX RX RX RX	D D D	N4 P5 N5 P6 N6
3 F 3 F 3 F 3 F	RX RX RX RX RX	D D D	P5 N5 P6 N6
3 F 3 F 3 F	RX RX RX RX	D D D	N5 P6 N6
3 F 3 F 3 F	RX RX RX RX	D D D	N5 P6 N6
3 F 3 F 3 F	RX RX RX	D D	P6 N6
3 F 3 F 3 F	RX RX RX	D	N6
3 F 3 F 3 F	RX RX RX	D	N6
3 F		D D	P7 N7
3 F		D	P7 N7
3 F		U	<u>N7</u>
3_F 3_F	ЯХ		
3_F		D	_P8
	٦X <u> </u>	D	N8
5 E	o V	Ь	DΩ
3_F 3_F	1 <u>/</u>	뉴	_ <u>F9</u> N9
3_F	RX_	D	P10 N10
3_F	٦X_	D	N10
2 =	. V	n	D11
ک <u>د</u>	IX ZX	뉴	P11
<u> </u>	./_	<u></u>	1 4 1
3_F	RX	D	P12
3_F	٦X_	D	N12
	- -	_	D
3 F	Χ <u>.</u>	F	P13 N13
5_ F	1٨_	υ	INT
3 F			D4
	3X	D	P 12
3_F			
3 F	RX RX	D D	N14
3 F	RX RX	D D	N14
3 F 3 F	RX RX RX	D D D	N14
	B_F B_F	B RX	B RX D B RX D



HSMA_CLK_IN_P[2:1]	
HSIVIA_CLK_IIV_F[2.1	7,14
HSMA_CLK_IN_N[2:1]	7,14
HOMA BY D. BROOM	
HSMA_RX_D_P[16:0]] 14,18
HSMA_RX_D_N[16:0]] 14,18
HSMC PORT B	
HSMB_CLK_IN_P[2:1] HSMB_CLK_IN_P[2:1]	7,14
ISMB CLK IN NI2:11	
	7,14
SMB_RX_D_P[16:0]	14,18
SMB_RX_D_N[16:0]	1410
HSMB_RX_D_N[16:0]	14,18

HSMC PORT A

Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121				
itle	Cyclone III Development Kit Host Board			
	Copyright (c) 2007, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev		
В	150-0310703-D1	D-1		
	0.1 .1. N			

