TSPi Plan Summary - Form SUMP

Team 4 Instructor a.o.filaria and last last last last last last last last	Name	นางสาวปรีชญา ชูศรีทอง (PM)	_	ate	12 เม.ย. 2565
Part/Level System Cycle 4 Product Size Plan Actual Requirements pages (SRS) 200 274 annantronitratual 72 78 High-level design pages (SDS) 50 62 Base LOC (B) (measured) 0 0 Deleted LOC (D) 0 0 Modified LOC (M) 0 (Summed) Added LOC (A) 0 (Summed) Added LOC (R) 0 0 0 Reused LOC (R) 0 0 0 Total New & Changed LOC (N) 0 (Summed) 0 Total New Reuse LOC 0 (Summed) 0 Total New Reuse LOC 0 0 0 Estimated Object LOC (B) (Plan Actual (Measured) Actual (Measured) Lower Prediction Interval (70%) Plan Actual (Measured) Actual (Measured) Management and miscellaneous 162 124 76.54 Launch and strategy 10 Interrurbugu Interrurbugu		นายกล้ายุทธ คลองแก้ว (P)			
Product Size Plan 274 Actual 274 Requirements pages (SRS) 300 378 tennantmaturium 72 78 High-level design pages (SDS) 50 62 Base LOC (B) (measured) 0 0 Deleted LOC (D) 0 0 Modified LOC (M) 0 0 Added LOC (A) 0 0 Added LOC (R) 0 0 Reused LOC (R) 0 0 Total New & Changed LOC (N) 0 0 Total New & Changed LOC (N) 0 0 Total New Reuse LOC 0 0 Estimated Object LOC (E) 0 0 Upper Prediction Interval (70%) 1 1 Lower Prediction Interval (70%) 1 1 Lower Prediction Interval (70%) 1 1 Time in Phase (hours) Plan Actual Actual % Management and miscellaneous 16 1 1 1 Launch and strategy 10 1 1<	Team	4	Instructor		อ.อภิสิทธิ์ แสงใส
Product Size Plant Actual Requirements pages (SRS) 72 78 High-level design pages (SDS) 50 62 Base LOC (B) (measured) 0 0 Deleted LOC (D) 0 0 Modified LOC (M) 0 0 Added LOC (A) 0 0 Added LOC (R) 0 0 Reused LOC (R) 0 0 Reused LOC (R) 0 0 Total New & Changed LOC (N) 0 0 Total New & Changed LOC (N) 0 0 Total New Reuse LOC 0 0 Stimated Object LOC (E) 0 0 Upper Prediction Interval (70%) N=B Actual Eximated Object LOC (E) Plan Actual Upper Prediction Interval (70%) Time in Phase (hours) Plan Actual Management and miscellaneous 162 124 76.54 Launch and strategy 10 binnumbuga binnumbuga Planning 99 99	Part/Level	System	C	ycle	4
High-level design pages (SDS) 50 62					Actual
High-level design pages (SDS) 50 62 Base LOC (B) (measured) 0 0 Deleted LOC (D) 0 0 Modified LOC (M) 0 0 Added LOC (A) 0 8.991 Added LOC (A) (N-M) (Counted) Added LOC (R) (N-M) (T-B+D-R) Reused LOC (R) 0 0 Total New & Changed LOC (N) 0 (Statumated) Total New Reuse LOC 0 (Measured) Total New Reuse LOC 0 0 Upper Prediction Interval (70%) 0 0 Upper Prediction Interval (70%) 0 0 Time in Phase (hours) Plan Actual % Management and miscellaneous 162 124 76.54 Launch and strategy 10 himmufeque himmufeque Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review <td< td=""><td>Requirements pa</td><td>ages (SRS)</td><td></td><td></td><td></td></td<>	Requirements pa	ages (SRS)			
Deleted LOC (B) (measured) O O O Deleted LOC (D) O O O Modified LOC (M) O O O Added LOC (A) O O O Reused LOC (R) O O O Total New & Changed LOC (N) O O O Total New & Changed LOC (N) O O O O Total New & Changed LOC (N) O O O O Total New Reuse LOC O O O O O Total New Reuse LOC O O O O O O O O O	เอกกสารการประชุม	1	72		78
Deleted LOC (D) 0 (Estimated) (Counted) 0 (Counted) Modified LOC (M) 0 (Estimated) (Counted) Added LOC (A) 0 (N····) (T-B-D-R) Reused LOC (R) 0 (N····) (T-B-D-R) Total New & Changed LOC (N) 0 (Estimated) (Counted) Total LOC (T) 0 (Estimated) (Measured) Total New Reuse LOC 0 (N·B-M-D-R) (Measured) Estimated Object LOC (E) (N·B-M-D-R) (Measured) Upper Prediction Interval (70%) 162 (124 76.54) 76.54 Launch and strategy 162 (124 76.54) 76.54 Launch and strategy 10 (1 11 11 11 11 11 11 11 11 11 11 11 11	High-level design pages (SDS)		50		62
Modified LOC (M) (Estimated) 0 (Counted) 0 (Counted) (Counted) (Counted) Added LOC (A) 0 8.991 Reused LOC (R) 0 (Restimated) (Counted) Total New & Changed LOC (N) 0 (Counted) Total New & Changed LOC (N) 0 (Estimated) (Counted) Total LOC (T) 0 (Resulted) (Measured) Total New Reuse LOC 0 (Measured) Estimated Object LOC (E) 0 (Measured) Upper Prediction Interval (70%) Time in Phase (hours) Plan Actual % Management and miscellaneous 162 124 76.54 Launch and strategy 10 himmufough himmufough Planning 99 99 10 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Co	Base LOC (B) (1	measured)	0		0
Modified LOC (M) 0 (Counted) Added LOC (A) 0 8,991 Reused LOC (R) 0 0 Total New & Changed LOC (N) 0 (Counted) Total New & Changed LOC (N) 0 (Measured) Total New Reuse LOC 0 8,991 Total New Reuse LOC 0 0 Estimated Object LOC (E) 0 0 Upper Prediction Interval (70%) 1 (New Prediction Interval (70%) Lower Prediction Interval (70%) 162 124 70,54 Management and miscellaneous 162 124 70,54 Launch and strategy 10 \binnumboys \binnumboys Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70,83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52	Deleted LOC (D)			
Added LOC (A) (Estimated) (N-M) (T-B-ID-R) (N-M) (T-B-ID-R) (N-M) (T-B-ID-R) (N-M) (T-B-ID-R) (Counted) (N-M) (Counted) (N-M) (Estimated) (N-M) (Counted) (N-M-M-D-R) (N-M-M-D-R) (N-M-M-D-R) (Measured) (N-M-M-D-R) (Measured) (N-M-M-D-R) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (N-M-M-D-R) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured) (Measured	Modified LOC (M)		` ,		
Reused LOC (R) (N-M) (Counted) (Counted) (Counted) (Counted) Total New & Changed LOC (N) 0 0 0 Total LOC (T) 0 0 8,991 Total New Reuse LOC 0 0 0 Estimated Object LOC (E) 0 0 0 Upper Prediction Interval (70%) Plan Actual Actual Actual Yof.54 Actual Yof.54 Management and miscellaneous Launch and strategy 10 binstrutfouga binstrutfouga binstrutfouga binstrutfouga Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 6 Code review 10 6 6 Compile binstrutfouga					(Counted)
Reused LOC (R) 0 0 (Counted) COUNTED	Added LOC (A	A)			
Total New & Changed LOC (N) (Estimated) (Estimated) (A+M) (A+M) Total LOC (T) 0 8,991 (N+B-M-D+R) (Measured) Total New Reuse LOC 0 0 Estimated Object LOC (E) Upper Prediction Interval (70%) Second Prediction Interval (70%) Time in Phase (hours) Plan Actual Actual Actual Management and miscellaneous Actual Management and miscellaneous 162 124 76.54 Launch and strategy 10 liminumon liminumon management and miscellaneous 162 124 76.54 Launch and strategy 10 liminumon liminumon management and miscellaneous 162 124 76.54 Launch and strategy 10 liminumon management and miscellaneous 162 124 76.54 Launch and strategy 10 liminumon management and miscellaneous 10 <td>Reused LOC (I</td> <td>R)</td> <td colspan="2"></td> <td></td>	Reused LOC (I	R)			
Total LOC (T) (Estimated) 0 (N+B-M-D+R) (Measured) (A+M) (Measured) Total New Reuse LOC 0 0 0 Estimated Object LOC (E) Upper Prediction Interval (70%)					(Counted)
Total LOC (T) 0 (N+B-M-D+R) (Measured) (Measured) (Measured) (Measured) Total New Reuse LOC 0 0 Estimated Object LOC (E) Upper Prediction Interval (70%) Lower Prediction Interval (70%) Section 10 (New Actual Measured) Actual Measured Mea	Total New & Changed LOC (N)				
Total New Reuse LOC (Measured) (Measured) Estimated Object LOC (E) Upper Prediction Interval (70%) Very Prediction Interval (70%) Very Prediction Interval (70%) Very Plan Actual Mactual Actual Actual Actual Actual Actual Actual Management and miscellaneous Actual Management and miscellaneous Actual Management and miscellaneous Actual Mactual Ma	Total LOC (T)				
Estimated Object LOC (E) Upper Prediction Interval (70%) Lower Prediction Interval (70%) Time in Phase (hours) Management and miscellaneous Launch and strategy Planning Plan Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design Plan Plan Plan Actual % Plan Plan Actual % Plan Plan Ital Post4 Total Actual % Actual value of summing Info 4 4.25 Actual value of summing Info 4 4.25 Actual value of summing Info 4 4.25 Actual value of summing Info			· · · · · · · · · · · · · · · · · · ·		(Measured)
Lower Prediction Interval (70%) Lower Prediction Interval (70%) Time in Phase (hours) Plan Actual Actual % Management and miscellaneous 162 124 76.54 Launch and strategy 10 ไม่ทราบข้อมูล ไม่ทรา				<u> </u>	0
Lower Prediction Interval (70%) Plan Actual Actual % Time in Phase (hours) Plan Actual Actual % Management and miscellaneous 162 124 76.54 Launch and strategy 10 himmufouga himmufouga Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile himsturfouga himsturfouga himsturfouga Unit test himsturfouga himsturfouga himsturfouga Build and integration 147.55 156.26 105.9 System test 32	_				
Time in Phase (hours) Plan Actual Actual % Management and miscellaneous 162 124 76.54 Launch and strategy 10 ใน่กรามข้อมูล ใน่กรามข้อมูล Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile ใน่กรามข้อมูล ใน่กรามข้อมูล ใน่กรามข้อมูล Unit test ในกรามข้อมูล ในกรามข้อมูล ในกรามข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39					
Management and miscellaneous 162 124 76.54 Launch and strategy 10 ไม่กราบข้อมูล ไม่กราบข้อมูล Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile ไม่กราบข้อมูล ไม่กราบข้อมูล ไม่กราบข้อมูล Unit test ไม่กราบข้อมูล ไม่กราบข้อมูล ไม่กราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - ไม่กรา					A 4 10/
Launch and strategy 10 ใน่ทราบข้อมูล ใน่ทราบข้อมูล Planning 99 99 100	· · · · · · · · · · · · · · · · · · ·				
Planning 99 99 100 Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile ไม่กราบข้อมูล ไม่กราบข้อมูล ไม่กราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "Linstruvious" Total Time UPI (70%) - - 885.62 82.60	_			-	
Requirements 2 0.45 22.50 Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile "ไม่ทราบข้อมูล "ไม่ทราบข้อมูล "ไม่ทราบข้อมูล Unit test "ไม่ทราบข้อมูล "ไม่ทราบข้อมูล "ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "ไม่ทราบข้อมูล Total Time UPI (70%) - - 885.62 82.60					
Test plan 6 4.25 70.83 Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Unit test ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "ไม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) -					_
Requirements review 1.30 2 153.85 High-level design 15.40 19.40 125.97 High-level design review 8.30 5.47 35.52 Implementation planning 75.10 72.40 96.40 Code 15 14 93.33 Code review 10 6 60 Compile ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Unit test ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "มีกราบข้อมูล Total 1072.15 885.62 82.60	=				_
High-level design review8.305.4735.52Implementation planning75.1072.4096.40Code151493.33Code review10660Compileไม่ทราบข้อมูลไม่ทราบข้อมูลไม่ทราบข้อมูลUnit testไม่ทราบข้อมูลไม่ทราบข้อมูลBuild and integration147.55156.26105.9System test321959.38Documentation308.50363.39117.79Postmortem180-ไม่ทราบข้อมูลTotal1072.15885.6282.60Total Time UPI (70%)-	•		1.30	2	_
Implementation planning75.1072.4096.40Code151493.33Code review10660Compileไม่ทราบข้อมูลไม่ทราบข้อมูลไม่ทราบข้อมูลUnit testไม่ทราบข้อมูลไม่ทราบข้อมูลBuild and integration147.55156.26105.9System test321959.38Documentation308.50363.39117.79Postmortem180-ไม่ทราบข้อมูลTotal1072.15885.6282.60Total Time UPI (70%)-	High-level design				125.97
Code 15 14 93.33 Code review 10 6 60 Compile ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Unit test ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "ไม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - -	_	=			35.52
Code review 10 6 60 Compile ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Unit test ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - ไม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - -	•	n planning		72.40	
Compile ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Unit test ไม่ทราบข้อมูล ไม่ทราบข้อมูล ไม่ทราบข้อมูล Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - ไม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - - -					
Unit testไม่ทราบข้อมูลไม่ทราบข้อมูลไม่ทราบข้อมูลBuild and integration147.55156.26105.9System test321959.38Documentation308.50363.39117.79Postmortem180-ไม่ทราบข้อมูลTotal1072.15885.6282.60Total Time UPI (70%)-					
Build and integration 147.55 156.26 105.9 System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - "ไม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - -	-				
System test 32 19 59.38 Documentation 308.50 363.39 117.79 Postmortem 180 - ใม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - -					
Documentation308.50363.39117.79Postmortem180-ใม่ทราบข้อมูลTotal1072.15885.6282.60Total Time UPI (70%)-	-	gration			_
Postmortem 180 - ใม่ทราบข้อมูล Total 1072.15 885.62 82.60 Total Time UPI (70%) - -	•	1			
Total 1072.15 885.62 82.60 Total Time UPI (70%) - -					
Total Time UPI (70%)				885.62	
			-	003.02	02.00
	Total Time LPI (70%)		-		

TSPi Plan Summary - Form SUMP (continued)

Name	นางสาวปรีชญา ชูศรีทอง (PM)		Date	12 เม.ย. 2565
	้ นายกล้ายุทธ คลองแก้ว (P)			
Team	4		Instructor	อ.อภิสิทธิ์ แสงใส
Part/Level	System		Cycle	4
Defects Injected		Plan	Actual	Actual %
Strategy and Planning		0	0	0
Requirements		0	0	0
System test plan		0	0	0
Requirements in	=	0	0	0
High-level desig		0	0	0
Integration test p		0	0	0
High-level desig	n inspection	0	0	0
Detailed design		0	0	0
Detailed design		0	0	0
Test development		0	0	0
Detailed design inspection		0	0	0
Code		0	0	0
Code review		0	0	0
Compile		0	0	0
Code inspection		0	0	0
Unit Test		0	0	0
Build and integration		0	0	0
System test		0	0	0
Total Development		ไม่ทราบข้อมูล	ไม่ทราบข้อมูล	
Defects Removed		Plan	Actual	Actual %
Strategy and Planning		0	0	0
Requirements		0	0	0
System test plan		0	0	0
Requirements inspection		0	0	0
High-level design		0	0	0
Integration test plan		0	0	0
High-level design inspection		0	0	0
Detailed design		0	0	0
Detailed design review		0	0	0
Test development		0	0	0
Detailed design inspection		0	0	0
Code		0	0	0
Code review		0	0	0
Compile		0	0	0
Code inspection		0	0	0
Unit Test		0	0	0
Build and integration		0	0	0
System test		0	0	0
Total Development		ไม่ทราบข้อมูล	ไม่ทราบข้อมูล	

TSPi Plan Summary Instructions - Form SUMP

Purpose	- This form holds plan and actual data for program parts or assemblies.		
General	- An assembly could be a system with multiple products, a product with		
	multiple components, or a component with multiple modules.		
	- A part could be a module, component, or product.		
	- Note: the lowest-level parts or modules typically have no system-level		
	data, such as requirements, high-level design, or system test.		
Using the TSPi Tool	When using the TSPi tool, the plan values are automatically generated.		
	- The time and size data are computed from the TASK and SUMS forms.		
	- The defect values are automatically generated during the quality planning		
	process (SUMQ).		
	The actual values are also automatically generated by the TSPi tool.		
	 Time and size values come from the LOGT, TASK, and SUMS forms. Defect data come from the LOGD forms. 		
	When not using the TSPi tool, follow the instructions below.		
Header			
Heauei	Enter your name, date, team name, and instructor's name.Name the part or assembly and its level.		
	- Enter the cycle number.		
Columns	- Plan: This column holds the part or assembly plan data.		
Columns	- Actual: For assemblies, this column holds the sum of the actual data for		
	the parts of the assembly (at the lowest level, the modules).		
Product Size	- For text and designs, enter only the new and changed size data.		
1 Toddet Size	- For program parts or assemblies, enter all the indicated LOC data.		
	- Obtain the data from the SUMS form.		
Time in Phase	- Enter estimated and actual time by phase.		
Time in Thase	- For parts, obtain these data from the TASK forms for those parts.		
	- For assemblies, obtain the part-level time data from the totals on the		
	SUMT form and the assembly-level data from the assembly-level TASK		
	form.		
	- For example, HLD time would come from the assembly TASK form		
	while total part unit test time would come from the SUMT form.		
	- Actual %: Enter the percent of the actual development time by phase.		
Defects Injected	- Enter estimated and actual defects injected by phase.		
	- Enter the defect estimates while producing the quality plan.		
	- For parts, obtain actual data from the LOGD forms for those parts.		
	- For assemblies, get part-level defect data from the totals of the SUMDI		
	form and assembly-level data from the assembly LOGD form. - For example, HLD defects would come from the assembly LOGD form		
	while the total part coding defects would come from the SUMDI form.		
	- Actual %: Enter the percent of the actual defects injected by phase.		
Defects Removed	- Enter estimated and actual defects removed by phase.		
2 Sicolo Itemo (cu	- Enter the defect estimates while producing the quality plan.		
	- For parts, obtain actaul data from the LOGD forms for those parts.		
	- For assemblies, obtain part-level defect data from the totals of the		
	SUMDR form and assembly-level data from the assembly LOGD form.		
	- For example, HLD review defects would come from the assembly LOGD		
	form while the total part code review defects would come from the		
	SUMDR form.		
	- Actual %: Enter the percent of the actual defects removed by phase.		