SDRAM12

SDRAM13

24MHz/FS0\*

48MHz/FS1\*

VDD48

32

31



# Frequency Generator & Integrated Buffers for Celeron & PII/III™

#### **Recommended Application:**

BX, Appollo Pro 133 type of chip set.

#### **Output Features:**

- 3 CPUs @2.5V, up to 150MHz.
- 17 SDRAM @ 3.3V, up to 150MHz.
- 7 PCI @3.3V
- 2 IOAPIC @ 2.5V
- 1 48MHz, @3.3V fixed.
- 1 24MHz @ 3.3V
- 2 REF @3.3V, 14.318MHz.

#### Features:

- Up to 150MHz frequency support
- Support power management: CPU, PCI, stop and Power down Mode form I<sup>2</sup>C programming.
- Spread spectrum for EMI control (0 to -0.5%, ± 0.25%).
- Uses external 14.318MHz crystal

#### **Key Specifications:**

- CPU CPU: <175ps
- CPU PCI: min = 1ns max = 4ns
- PCI PCI: <250ps
- SDRAM SDRAM: <500ps</li>

#### **VDDREF VDDLIOAPIC** \*FS2/REF1 IOAPIC0 \*PCI\_STOP/REF0 3 54 IOAPIC F GND GND 53 5 CPUCLK F 52 X1 X2 6 CPUCLK1 7 VDDPCI 50 **VDDLCPU** \*MODE/PCICLK F 8 CPUCLK2 40 \*\*FS3/PCICLKO 9 **GND** 48 CPU STOP# 10 GND PCICLK1 SDRAM\_F 11 46 PCICLK2 12 45 **VDDSDR** PCICLK3 13 SDRAM0 PCICLK4 14 43 SDRAM1 **VDDPCI** 15 GND PCICLK5 16 SDRAM2 BUFFERIN SDRAM3 17 SDRAM11 18 39 SDRAM4 SDRAM10 19 38 SDRAM5 **VDDSDR** 20 37 **VDDSDR** SDRAM6 SDRAM9 21 36 22 SDRAM8 SDRAM7 35 GND 23 34 **GND**

**Pin Configuration** 

56-Pin SSOP

\* Internal Pull-up Resistor of 240K to 3.3V on indicated inputs \*\* Internal Pull-down resistor of 240K to GND on indicated inputs.


24

25

26

27

#### **Block Diagram**



#### **Functionality**

SDRAM15

SDRAM14

I<sup>2</sup>C {SDATA SCLK

GND

1         1         1         133         33.3 (CPU/4)           1         1         1         0         124         31 (CPU/4)           1         1         0         1         150         37.5 (CPU/4)           1         1         0         0         140         35 (CPU/4)           1         0         1         105         35 (CPU/3)           1         0         1         0         110         36.67 (CPU/3)           1         0         0         1         115         38.33 (CPU/3)           1         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         100.3         34.33 (CPU/3)           0         1         1         112         37.33 (CPU/3)           0         1         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)           0         0         1         0         83.3         41.65 (CPU/2)	FS3	FS2	FS1	FS0	CPU (MHz)	PCICLK (MHz)
1         1         0         1         150         37.5 (CPU/4)           1         1         0         0         140         35 (CPU/4)           1         0         1         105         35 (CPU/3)           1         0         1         105         35 (CPU/3)           1         0         1         110         36.67 (CPU/3)           1         0         0         115         38.33 (CPU/3)           1         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         100.3         34.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	1	1	1	133	33.3 (CPU/4)
1         1         0         0         140         35 (CPU/4)           1         0         1         1         105         35 (CPU/3)           1         0         1         10         36.67 (CPU/3)           1         0         0         1         115         38.33 (CPU/3)           1         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	1	1	0	124	31 (CPU/4)
1         0         1         1         105         35 (CPU/3)           1         0         1         0         110         36.67 (CPU/3)           1         0         0         1         115         38.33 (CPU/3)           1         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	1	0	1	150	37.5 (CPU/4)
1         0         1         0         110         36.67 (CPU/3)           1         0         0         1         115         38.33 (CPU/3)           1         0         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	1	0	0	140	
1         0         0         1         115         38.33 (CPU/3)           1         0         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	0	1	1	105	
1         0         0         120         40.00 (CPU/3)           0         1         1         100.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	0	1	0	110	36.67 (CPU/3)
0         1         1         1 00.3         33.43 (CPU/3)           0         1         1         0         133         44.33 (CPU/3)           0         1         0         1         112         37.33 (CPU/3)           0         1         0         0         103         34.33 (CPU/2)           0         0         1         1         66.8         33.40 (CPU/2)	1	0	0	1	115	38.33 (CPU/3)
0 1 1 0 133 44.33 (CPU/3) 0 1 0 1 112 37.33 (CPU/3) 0 1 0 0 103 34.33 (CPU/2) 0 0 1 1 66.8 33.40 (CPU/2)	1	0	0	0	120	40.00 (CPU/3)
0 1 0 1 112 37.33 (CPU/3) 0 1 0 0 103 34.33 (CPU/2) 0 0 1 1 66.8 33.40 (CPU/2)	0	1	1	1	100.3	33.43 (CPU/3)
0 1 0 0 103 34.33 (CPU/2) 0 0 1 1 66.8 33.40 (CPU/2)	0	1	1	0	133	44.33 (CPU/3)
0 0 1 1 66.8 33.40 (CPU/2)	0	1	0	1	112	37.33 (CPU/3)
` ,	0	1	0	0	103	34.33 (CPU/2)
0 0 1 0 83.3 41.65 (CPU/2)	0	0	1	1	66.8	33.40 (CPU/2)
3 3 1 3 00.0 41.00 (Cl 0/2)	0	0	1	0	83.3	41.65 (CPU/2)
0 0 0 1 75 37.5 (CPU/2)	0	0	0	1	75	37.5 (CPU/2)
0 0 0 0 124 41.33 (CPU/2)	0	0	0	0	124	41.33 (CPU/2)



# **Pin Configuration**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION	
2	REF1	OUT	14.318 MHz reference clock output	
2	FS2 <sup>1</sup>	IN	Latched frequency select input. Has pull-up to VDDPCI	
	REF0	OUT	14.318MHz reference clock output	
3	PCI_STOP#1	IN	Halts PCICLK [5:0] at logic "0" level when low. (in mobile, MODE=0)	
4, 10, 23, 26, 34, 42, 48, 53	GND	PWR	Ground.	
5	X1	IN	14.318MHz input. Has internal load cap, (nominal 33pF).	
6	X2	OUT	Crystal output. Has internal load cap (33pF) and feedback resistor to X1	
	PCICLK_F	OUT	Free running BUS clock not affected by PCI_STOP#	
8	MODE <sup>1</sup>	IN	Latched input for MODE select. Converts pin 3 to PCI_STOP# when low for power management.	
0	FS3 <sup>1</sup>	IN	Latched frequency select input, pull-down	
9	PCICLK0	OUT	Free running BUS clock not affected by PCI_STOP#	
16, 14, 13, 12, 11	PCICLK [5:1]	OUT	PCI Clock Outputs.	
17	BUFFERIN	IN	Input for Buffers	
27	SDATA	IN	Serial data in for serial config port. (I2C)	
28	SCLK	IN	Clock input for serial config port. (I <sup>2</sup> C)	
30	24MHz	OUT	24MHz clock output for Super I/O or FD.	
30	FS0 <sup>1</sup>	IN	Latched frequency select input. Has pull-up to VDD4.	
29	48MHz	OUT	48MHz clock output for USB.	
29	FS1 <sup>1</sup>	IN	Latched frequency select input. Has pull-up to VDD2.	
1, 7, 15, 20, 31, 37, 45	VDDPCI, VDDREF, VDDSDR, VDD48	PWR	Nominal 3.3V power supply, see power groups for function.	
24, 25, 32, 33, 18, 19, 21, 22, 35, 36, 38, 39, 40, 41, 43, 44	SDRAM [15:0]	OUT	SDRAM clocks	
46	SDRAM_F	OUT	Free running SDRAM clock Not affected by CPU_STOP#	
47	CPU_STOP#	IN	Halts CPUCLK [2:1], IOAPICO, SDRAM [15:0] clocks at logic "0" level when low.	
50, 56	VDDLCPU, VDDLIOAPIC	PWR		
55	IOAPIC0	OUT	IOAPIC clock output. (14.318 MHz) Poweredby VDDLIOAPIC	
51, 49	CPUCLK [2:1]	OUT	CPU Output clocks. Powered by VDDL2 (60 or 66.6MHz)	
52	CPUCLK_F	OUT	Free running CPU output clock. Not affected ty the CPU_STOP#.	
54	IOAPIC_F	OUT	Freerunning IOAPIC clock output. Not affected by the CPU_STOP# (14.31818 MHz) Powered by VDDLIOAPIC	

#### Notes:

Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



#### **General Description**

The ICS9250-08 is the single chip clock solution for Desktop/designs using BX, Appollo Pro 133 type of chip sets. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through I<sup>2</sup>C programming.

Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting

board design iterations or costly shielding. The ICS9250-08

employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming  $I^2C$  interface allows changing functions, stop clock programming and frequency selection.

#### **Mode Pin - Power Management Input Control**

MODE (Latched Input)	
0	PCI_STOP# (Input)
1	REF0 (Output)

#### **Power Groups**

VDDREF = REF [1:0], X1, X2 VDDPCI = PCICLK\_F, PCICLK [5:0] VDDSDR = SDRAM [15:0], supply for PLL core, VDD48 = 48MHz, 24MHz VDDLIOAPIC = IOAPIC\_F VDDLCPU = CPUCLK\_F [2:1]



# General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with  $I^2C$  programming. For more information, contact ICS for an  $I^2C$  programming application note.

#### **How to Write:**

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- · Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

How to Write:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address						
D2 <sub>(H)</sub>						
	ACK					
Dummy Command Code						
	ACK					
Dummy Byte Count						
	ACK					
Byte 0						
	ACK					
Byte 1						
	ACK					
Byte 2						
	ACK					
Byte 3	101/					
	ACK					
Byte 4	101/					
<u> </u>	ACK					
Byte 5	1011					
	ACK					
Stop Bit						

#### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the byte count
- · Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address						
D3 <sub>(H)</sub>						
	ACK					
	Byte Count					
ACK						
	Byte 0					
ACK						
	Byte 1					
ACK						
	Byte 2					
ACK						
	Byte 3					
ACK						
	Byte 4					
ACK						
	Byte 5					
ACK						
Stop Bit						

#### **Notes:**

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4** "**Block-Read**" **protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.



# **Serial Configuration Command Bitmap**Byte0: Functionality and Frequency Select Register (default = 0)

Bit		Description		PWD
Bit 7	0: ±0.25% Spread S 1: -0.5% Spread Spe	0		
	Bit2 Bit6 Bit5 Bit4	CPU clock	PCI	
	0111 0110	100.3 133	33.43 (CPU/3) 44.33 (CPU/3)	
	0101 0100	112 103	37.33 (CPU/3) 34.3 (CPU/3)	Note1
	0011 0010	66.8 83.3	33.4 (CPU/2) 41.65(CPU/2)	
Bit 2,	0001 0000	75 124	37.5 (CPU/2) 41.33 (CPU/3)	
Bit 6:4	1111 1110	133 124	33.25 (CPU/4) 31.00 (CPU/4)	
	1101 1100	150 140	37.50 (CPU/4) 35.00 (CPU/4)	
	1011 1010	105 110	35.00 (CPU/3) 36.67 (CPU/3)	
	1001 1000	115 120	38.33 (CPU/3) 40.00 (CPU/3)	
Bit 3	0 - Frequency is sele Inputs 1 - Frequency is sele	0		
Bit 1	0 - Normal 1 - Spread Spectrum	0		
Bit 0	0 - Running 1- Tristate all outputs	3		0

Note 1. Default at Power-up will be for latched logic inputs to define frequency. Bits 2, 4, 5, 6 are default to 0000, and if bit 3 is written to a 1 to use Bits 2, 6:4, then these should be defined to desired frequency at same write cycle.

Note: PWD = Power-Up Default



Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	46	1	SDRAM_F (Act/Inact)
Bit 2	49	1	CPUCLK2 (Act/Inact)
Bit 1	51	1	CPUCLK1 (Act/Inact)
Bit 0	52	1	CPUCLK_F (Act/Inact)

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	30	1	24MHz (Act/Inact)
Bit 4	29	1	48MHz (Act/Inact)
Bit 3	33, 32, 25, 24	1	SDRAM(12:15) (Act/Inact)
Bit 2	22, 21, 19, 18	1	SDRAM (8:11) (Act/Inact)
Bit 1	39, 38, 36, 35	1	SDRAM (4:7) (Act/Inact)
Bit 0	44, 43, 41, 40	1	SDRAM0 (0:3) (Act/Inact)

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	8	1	PCICLK_F (Act/Inact)
Bit 5	16	1	PCICLK5 (Act/Inact)
Bit 4	14	1	PCICLK4 (Act/Inact)
Bit 3	13	1	PCICLK3 (Act/Inact)
Bit 2	12	1	PCICLK2 (Act/Inact)
Bit 1	11	1	PCICLK1 (Act/Inact)
Bit 0	9	1	PCICLK0 (Act/Inact)

Byte 4: Reserved , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	Latched FS0#
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	X	Latched FS1#
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	X	Latched FS3#
Bit 0	-	1	Reserved

Byte 5: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	X	Latched FS2#
Bit 5	54	1	IOAPIC_F (Act/Inact)
Bit 4	55	1	IOAPIC0 (Act/Inact)
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	2	1	REF1 (Act/Inact)
Bit 0	3	1	REF0 (Act/Inact)

#### Notes:

- Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



# **Shared Pin Operation - Input/Output Pins**

The I/O pins designated by (input/output) on the ICS9250-08 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used. These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).




Fig. 1






Fig. 2a





Fig. 2b



### **CPU\_STOP#** Timing Diagram

CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU\_STOP# is synchronized by the **ICS9250-08**. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.




#### Notes:

- 1. All timing is referenced to the internal CPUCLK.
- CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the ICS9250-08.
- 3. IOAPIC output is stopped Glitch Free by CPUSTOP# going low.
- 4. PCI\_STOP# is shown in a high (true) state.
- 5. All other clocks continue to run undisturbed.

# PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9250-08. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI\_STOP# is synchronized by the ICS9250-08 internally. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the device.)
- 2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the device.
- 3. All other clocks continue to run undisturbed.
- 4. CPU STOP# is shown in a high (true) state.



# **Absolute Maximum Ratings**

Supply Voltage..... 7.0 V

Logic Inputs . . . . . . . . . . . . . . . . GND -0.5 V to V<sub>DD</sub> +0.5 V

Ambient Operating Temperature ...... 0°C to +70°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

# **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 70^{\circ}$  C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$ m V_{IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$ m V_{IL}$		$V_{SS}$ -0.3		0.8	V
Input High Current	${ m I}_{ m IH}$	$V_{IN} = V_{DD}$		0.1	5	μΑ
Input Low Current	$I_{\mathrm{IL}1}$	$V_{IN} = 0 \text{ V}$ ; Inputs with no pull-up resistors	-5	2.0		μΑ
Input Low Current	$I_{\rm IL2}$	$V_{IN} = 0 \text{ V}$ ; Inputs with pull-up resistors	-200	-100		μΑ
Onanatina Sumalu	$I_{\mathrm{DD3.3OP66}}$	Select @ 66MHz; Sdram running, unloaded		112	140	
Operating Supply Current	$I_{\mathrm{DD3.3OP100}}$	Select @ 100MHz; Sdram running, unloaded		150	180	mA
Current	$I_{DD3.3OP133}$	Select @ 133MHz; Sdram running, unloaded		200	250	
Input frequency	$F_{i}$	$V_{DD} = 3.3 \text{ V}$	12	14.318	16	MHz
In most Compaite man 1	$C_{IN}$	Logic Inputs			5	pF
Input Capacitance <sup>1</sup>	$C_{INX}$	X1 & X2 pins	27	36	45	pF
Transition Time <sup>1</sup>	$T_{Trans}$	To 1st crossing of target Freq.			3	ms
Settling Time <sup>1</sup>	$T_{S}$	From 1st crossing to 1% target Freq.		1	3	ms
Clk Stabilization <sup>1</sup>	$T_{Stab}$	From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq.			3	ms

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

# **Electrical Characteristics - Input/Supply/Common Output Parameters**

 $T_A = 0 - 70^{\circ}$  C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating	$I_{\mathrm{DD2.5OP66}}$	Select @ 66MHz; Max discrete cap loads		10	25	
Operating	I <sub>DD2.5OP100</sub>	Select @ 100MHz; Max discrete cap loads		13	25	mA
Supply Current	I <sub>DD2.5OP133</sub>	Select @ 133MHz; Max discrete cap loads		18	25	

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



#### **Electrical Characteristics - CPUCLK**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V}$  +/-5%,  $V_{DDL} = 2.5 \text{ V}$  +/-5%;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{\mathrm{OH2B}}$	$I_{OH} = -12.0 \text{ mA}$	2	2.3		V
Output Low Voltage	$V_{OL2B}$	$I_{OL} = 12 \text{ mA}$		0.3	0.4	V
Output High Current	$I_{OH2B}$	$V_{OH} = 1.7 \text{ V}$		-35	-19	mA
Output Low Current	$I_{OL2B}$	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time	$t_{r2B}^1$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.4	1.8	ns
Fall Time	$t_{f2B}^1$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.35	1.8	ns
Duty Cycle	$d_{t1B}^{1}$	$V_T = 1.25 \text{ V}; \text{CPU} < 120 \text{MHz}$	45	45	55	%
Duty Cycle	$d_{t2B}^{1}$	$V_T = 1.25 \text{ V; CPU} >= 124 \text{MHz}$	35	43	50	
Skew	$t_{\rm sk2B}^{-1}$	$V_T = 1.25 \text{ V}; \text{CPU} >= 100 \text{ MHz}$		150	175	ne
Skew	$t_{sk2B}^1$	$V_T = 1.25 \text{ V}; \text{CPU} < 100 \text{ MHz}$		170	240	ps
Jitter, One Sigma	$t_{\rm j1\sigma2B}^{^{}}$	$V_T = 1.25 \text{ V}$		35	150	
Jitter, Absolute	t <sub>jabs2B</sub> <sup>1</sup>	$V_{\rm T} = 1.25 \text{ V}$	-250	99	+250	ps
Jitter, Cycle-to-cycle	t <sub>jcyc-cyc2B</sub> <sup>1</sup>	$V_{T} = 1.25 \text{ V}$		210	250	

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - PCICLK**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V}$  +/-5%,  $V_{DDL} = 2.5 \text{ V}$  +/-5%;  $C_L = 60 \text{ pF}$  for PCI0 & PCI1, CL = 30 pF for other PCIs

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{\mathrm{OH1}}$	$I_{OH} = -18 \text{ mA}$	2.4	2.9		V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 9.4 \text{ mA}$		0.2	0.4	V
Output High Current	$I_{\mathrm{OH1}}$	$V_{OH} = 2.0 \text{ V}$		-52	-22	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8 \text{ V}$	25	41		mA
Rise Time <sup>1</sup>	$t_{r1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	2.2	2.6	ns
Fall Time <sup>1</sup>	$t_{\mathrm{fl}}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.8	2.2	ns
Duty Cycle <sup>1</sup>	$d_{t1}$	$V_T = 1.5 \text{ V}$	46	50	56	%
Skew <sup>1</sup> window	$t_{\mathrm{sk}1}$	$V_T = 1.5 \text{ V}$ ; All PCI clocks including PCI0		400	850	200
Skew window	$t_{\mathrm{sk}1}$	$V_T = 1.5 \text{ V}$ ; All PCI clocks except PCI0		250	500	ps
Jitter, One Sigma <sup>1</sup>	$t_{j1\sigma 1}$	$V_T = 1.5 \text{ V}$		15	150	ne
Jitter, Absolute <sup>1</sup>	$t_{jabs1}$	$V_T = 1.5 \text{ V}$	-250	60	250	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# **Electrical Characteristics - SDRAM**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$ ;  $C_L = 30 \text{ pF}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -28 \text{ mA}$	2.4	2.8		V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 19 \mathrm{mA}$		0.34	0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 \text{ V}$		-100	-42	mA
Output Low Current	I <sub>OL1</sub>	$V_{OL} = 0.8 \text{ V}$	33	42		mA
Rise Time <sup>1</sup>	$t_{r1}$	VOL = 0.4 V, VOH = 2.4 V; 66, 75, 83 MHz	0.5	1.6	2.2	ns
	$t_{r1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}; >= 100 \text{ MHz}$	0.5	1.3	1.6	
D 11 20: 1	tfl	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V; 66, 75, 83 MHz	0.5	1.5	2.3	
Fall Time <sup>1</sup>	tn	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}; >= 100 \text{ MHz}$	0.5	1.5	1.8	
Duty Cycle <sup>1</sup>	d <sub>t1</sub>	$V_T = 1.5 \text{ V}$ ; Input Duty Cycle at 50%	47	52	57	%
C1 1 xx: 1	$t_{sk1}$	$V_T = 1.5 \text{ V}; \text{ SD\_F to } 0.6, 8.10$		150	250	
Skew <sup>1</sup> Window	$t_{sk1}$	$V_T = 1.5 \text{ VSD\_F to } 7, 12:15$		210	400	
Jitter, One Sigma <sup>1</sup>	tj1 <sub>0</sub> 1	$V_T = 1.5 \text{ V}$		50	150	ps
Jitter, Absolute <sup>1</sup>	tjabs1	$V_T = 1.5 \text{ V}$	-250	130	250	

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.

# **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V}$  +/-5%,  $V_{DDL} = 2.5 \text{ V}$  +/-5%;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{\mathrm{OH4B}}$	$I_{OH} = -8 \text{ mA}$	2	2.2		V
Output Low Voltage	$V_{OL4B}$	$I_{OL} = 12 \text{ mA}$		0.3	0.4	V
Output High Current	$I_{OH4B}$	$V_{OH} = 1.7 \text{ V}$		-24	-15	mA
Output Low Current	$I_{OL4B}$	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time <sup>1</sup>	$T_{r4B}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.3	1.6	ns
Fall Time <sup>1</sup>	$T_{f4B}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	2	2.6	ns
Duty Cycle <sup>1</sup>	$\mathrm{D}_{\mathrm{t4B}}$	$V_{\rm T} = 1.25 \text{ V}$	45	51	55	%
Jitter, One Sigma <sup>1</sup>	$T_{j1\sigma 4B}$	$V_{\rm T} = 1.25 \text{ V}$		240	300	ps
Jitter, Absolute <sup>1</sup>	T <sub>jabs4B</sub>	$V_T = 1.25 \text{ V}$		625	650	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



# Electrical Characteristics - 48MHz, 24MHz, REF0

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V} + 1.5\%$ ,  $V_{DDL} = 2.5 \text{ V} + 1.5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH5</sub>	$I_{OH} = -12 \text{ mA}$	2.4	2.8		V
Output Low Voltage	Vol5	$I_{OL} = 12 \text{ mA}$		0.2	0.4	V
Output High Current	I <sub>OH5</sub>	$V_{OH} = 2.0 \text{ V}$		-33	-20	mA
Output Low Current	$I_{\rm OL5}$	$V_{OL} = 0.8 \text{ V}$	10	32		mA
Rise Time <sup>1</sup>	$t_{r5}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}, 48\text{MHz}$		2	4	ns
Fall Time <sup>1</sup>	tß	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}, 48\text{MHz}$		1.8	4	ns
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 1.5 \text{ V}, 48\text{MHz}$	45	50	55	%
Rise Time <sup>1</sup>	$t_{r5}$	VOL = 0.4 V, VOH = 2.4 V, REF0		2.2	4	ns
Fall Time <sup>1</sup>	tß	VOH = 2.4 V, VOL = 0.4 V, REF0		1.8	4	ns
Duty Cycle <sup>1</sup>	d <sub>t5</sub>	VT = 1.5  V, REF	45	52	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_T = 1.5 \text{ V}, 24, 48 \text{MHz}$		700	1100	ps
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_T = 1.5 \text{ V}, \text{REF0}$		500	800	ps

Guaranteed by design, not 100% tested in production.

## **Electrical Characteristics - REF1**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{\mathrm{OH5}}$	$I_{OH} = -14 \text{ mA}$	2.4	2.8		V
Output Low Voltage	$V_{\mathrm{OL5}}$	$I_{OL} = 6 \text{ mA}$		0.2	0.4	V
Output High Current	$I_{\mathrm{OH5}}$	$V_{OH} = 2.0 \text{ V}$		-28	-20	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8 \text{ V}$	10	22		mA
Rise Time <sup>1</sup>	$t_{r5}$	VOL = 0.4 V, VOH = 2.4 V, REF1		2.5	4	ns
Fall Time <sup>1</sup>	$t_{f5}$	VOH = 2.4 V, VOL = 0.4 V, REF1		2.2	4	ns
Duty Cycle <sup>1</sup>	$d_{t5}$	VT = 1.5 V, REF1	45	50	55	%
Jitter, Cycle-to-cycle <sup>1</sup>	t <sub>jcyc-cyc5</sub>	$V_T = 1.5 \text{ V, REF1}$		600	800	ps

<sup>&</sup>lt;sup>1</sup>Guaranteed by design, not 100% tested in production.



#### **General Layout Precautions:**

- Use a ground plane on the top layer of the PCB in all areas not used by traces.
- Make all power traces and ground traces as wide as the via pad for lower inductance.

#### Notes:

- All clock outputs should have a series terminating resistor, and a 20pF capacitor to ground between the resistor and clock pin. Not shown in all places to improve readibility of diagram.
- Optional crystal load capacitors are recommended. They should be included in the layout but not inserted unless needed.

#### **Component Values:**

C1: Crystal load values determined by user

C2: 22µF/20V/D case/Tantalum AVX TAJD226M020R

C3: 100pF ceramic capacitor

C4: 20pF capacitor

FB = Fair-Rite products 2512066017X1

All unmarked capacitors are 0.01µF ceramic


#### **Connections to VDD:**



**←**□--||--□•□ Okay

**←□─── □•** Avoid

Avoid




= Ground Plane Connection

= Power Route Connection

= Solder Pads

= Clock Load





SYMBOL	СО	MMON DIMI	ENSIONS	VARIATIONS		D		N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AD	.720	.725	.730	56
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
C	.005	-	.010					
D		See Variation	ons					
Е	.292	.296	.299					
e		0.025 BSC	2					
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040	l SS(	OP I	Pack	cage	
N		See Variation	ons		'	. 5.0.	9-	
∞	0°	5°	8°					
X	.085	.093	.100					

# **Ordering Information**

# ICS XXXX y F LF - PPP Pattern Number (2 or 3 digit number for parts with ROM code patterns) RoHS Compliant Package Type F=SSOP Revision Designator (will not correlate with datasheet revision) Device Type (consists of 3 or 4 digit numbers) Prefix ICS, AV = Standard Device



**Revision History** 

Rev.	Issue Date	Description	Page #
J	5/17/2005	Added LF Ordering Information	15