
Team: William Sun

#### Introduction:

- 1. Architecture Name: FECES (Forward Error Correction Efficient Style)
- 2. Load-Store: Use fixed-encoding architecture like MIPS

### **Architectural Overview:**

Use MIPS as reference for now.



### **Machine Specification:**

- 1. Instruction Formats (2 bits)
  - a. Memory, Comparison, and Jump Operations (00)
    - i. opcode(2'b) specifier(3'b) \$rt(2'b) \$rd(2'b)
    - ii. ex: move \$t, \$s
  - b. 1 Variable Operations (01)
    - i. opcode(2'b) specifier(1'b) imm(6'b)
    - ii. opcode(2'b) specifier(1'b) \$rt(2'b) extra(4'b)
    - iii. ex: set i
  - c. 2 Variable Operations (10)
    - i. opcode(2'b) specifier(3'b) \$rt(2'b) \$rd(2'b)
    - ii. ex: add \$s, \$t
  - d. Branch Operations (11)
    - i. opcode(2'b) specifier(1'b) \$rs(2'b) \$rt(2'b) \$ru(2'b)
    - ii. ex: beq \$s, label
- 2. Operations
  - a. Memory, Comparison, Jump, and Extra Operations (00)
    - i.  $00\_000 \rightarrow \text{get } \$ \text{t } \$ \text{s}; \$ \text{t} = \text{REGISTER}[\$ \text{s}]$
    - ii. 00 001  $\rightarrow$  put \$t \$s; REGISTER[\$t] = \$s

- iii.  $00_010 \rightarrow \text{Iw } \$t \$s; \$t = \text{MEM}[\$s]$
- iv.  $00_011 \rightarrow \text{sw } \text{$t$ $s; MEM[$t] = $s$}$
- v. 00 100  $\rightarrow$  sgt \$s \$t; \$s = (\$s > \$t)
- b. 1 Variable (01)
  - i. 01 0  $\rightarrow$  set i; \$r3 = SE(i) // NOTE: hardcode r3
  - ii. 01 1  $\rightarrow$  not \$d; \$d =  $\sim$ (\$d)
- c. 2 Variable (10)
  - i. 10 000  $\rightarrow$  add \$s \$t; \$s = \$s + \$t
  - ii.  $10\ 010 \rightarrow \text{sub }\$\text{s }\$\text{t}; \$\text{s} = \$\text{s} \$\text{t}$
  - iii. 10 011  $\rightarrow$  and \$s \$t; \$s = \$s & \$t
  - iv.  $10_{-}100 \rightarrow \text{ or } \$s \$t; \$s = \$s \mid \$t$
  - v.  $10\ 101 \rightarrow xor \$s \$t; \$s = ^(\$t)$
  - vi. 10 110  $\rightarrow$  sleft \$t \$s; \$t = \$t << \$s
  - vii.  $10_{111} \rightarrow \text{sright } \$t \$s; \$t = \$t >> \$s$
- d. Branch (11)
  - i. 11  $0 \rightarrow \text{beq } \$s \$t \$u$ ; if (\$s == \$t) pc = \$u
  - ii. 11 1  $\rightarrow$  bne \$s \$t \$u; if (\$s != \$t) pc = \$u
- 3. Internal Operands
  - a. Total: 16 registers
  - b. Temporary Use: 4 registers (r0 r3)
    - i. During operation, use r0 r3 as operands
    - ii. Use mov, lw, sw to move result into general storage
  - c. General Storage: 12 registers (r4 r15)
- 4. Control Flow
  - a. Type
    - i. Branch on equals to save bits, can also use jump operation
  - b. Target Address
    - i. Load in address from register
  - c. Maximum Distance
    - i. Register data is 8 bits. Can jump either up or down, so data must be signed. Thus, range is  $i < 2^7 = -128$  to 128, and max distance is 128.
- 5. Addressing Modes
  - a. Register-indirect addressing
    - i. Load and store data via contents of register
    - ii. lw. sw

### **Changelog Milestone 2**

- Reorganize ISA opcode based on instruction format
  - Allows for more instructions
  - Allows for larger immediate values
- Change 2 registers to 4
- Update control flow based on ISA changes
- Fix addressing modes issues

#### **Changelog Milestone 3**

- Distinguish between moving data from registers to memory (lw, sw) and moving data between working registers and general registers (put, get)
- Removed unnecessary operations in (00)
- Replaced NOR with OR in (10)
- Change XOR into bitwise operation in (10)
- Updated BEQ in (11) with register-indirect addressing
- Added BNE in (11)
- Rename shift operations
- Maximum branch distance updated to 128
- Update addressing mode to register-indirect
- Removed PC-relative addressing


#### **Programmer's Model:**

- 1. The programmer should think of this machine as trying to conserve as many bits as possible. With only 9 bits total, we must split up the instruction encoding wisely. We use 2 bits to first split between major types of instructions. That gives us enough bits to set large immediate values (2^6). With variable instructions, we can use up all 9 bits, so we can split those further into specific instructions to increase the total number of instructions we can encode. Additionally, the programmer should abuse the hardware and use NOR as a universal gate to recreate other operations to save bits. Although this will increase CPI, it makes it easier to fit the 9-bit instruction limit.
- 2. Example

```
a. C \rightarrow \$r0 = \$r0 + \$r1
```

- b. Assembly → add \$r0, \$r1
- c. Machine  $\rightarrow$  10 000 (add) 00 (r0) 01 (r1)

#### Working ALU:



# **Working Instruction Fetch:**



## Milestone 2 Questions:

- 1. ALU Demonstration
  - a. Demonstrated all 2 variable (opcode 10) and comparison (opcode 00) operations
- 2. Register File
  - a. Using starter code
  - b. Updated it to initialize 16 registers
- 3. ALU Non-Arithmetic Instructions
  - a. No, my ALU only does arithmetic