
Team: William Sun


Introduction:

1. Architecture Name: TritonFEC

2. Load-Store: Use fixed-encoding architecture like MIPS

Architectural Overview:





Machine Specification:

- 1. Instruction Formats (2 bits)
 - a. Memory and Comparison Operations (00)
 - i. opcode(2'b) specifier(3'b) \$rt(2'b) \$rd(2'b)
 - ii. ex: move \$t, \$s
 - b. 1 Variable Operations (01)
 - i. opcode(2'b) specifier(1'b) imm(6'b)
 - ii. opcode(2'b) specifier(1'b) \$rt(2'b) extra(4'b)
 - iii. ex: set i
 - c. 2 Variable Operations (10)
 - i. opcode(2'b) specifier(3'b) \$rt(2'b) \$rd(2'b)
 - ii. ex: add \$s, \$t
 - d. Branch Operations (11)
 - i. opcode(2'b) specifier(1'b) \$rs(2'b) \$rt(2'b) \$ru(2'b)
 - ii. ex: beq \$s, label
- 2. Operations
 - a. Memory and Comparison Operations (00)
 - i. $00\ 000 \rightarrow \text{get }\$\text{t }\$\text{s}; \$\text{t} = \text{REGISTER}[\$\text{s}]$
 - ii. $00_001 \rightarrow \text{put } \$ \text{t } \$ \text{s; REGISTER[}\$ \text{t]} = \$ \text{s}$
 - iii. 00 010 \rightarrow lw \$t \$s; \$t = MEM[\$s]
 - iv. 00 011 \rightarrow sw \$t \$s; MEM[\$t] = \$s
 - v. $00_{100} \rightarrow \text{seq } \text{ t $s; $t = ($t == $s)}$
 - vi. 00 101 \rightarrow sne \$t \$s; \$t = (\$t != \$s)
 - vii. 00 110 \rightarrow slt \$t \$s; \$t = (\$t < \$s)
 - b. 1 Variable (01)

- i. 01 0 \rightarrow set i; \$r3 = SE(i) // NOTE: hardcode r3
- ii. $01_1 \rightarrow \text{not } \$d; \$d = \sim (\$d)$
- c. 2 Variable (10)
 - i. $10\ 000 \rightarrow \text{add }\$s\ \$t;\ \$s = \$s + \t
 - ii. 10 001 \rightarrow sub \$s \$t; \$s = \$s \$t
 - iii. 10 010 \rightarrow and \$s \$t; \$s = \$s & \$t
 - iv. $10\ 011 \rightarrow \text{ or } \$s \$t; \$s = \$s \mid \t
 - v. $10_{100} \rightarrow xor \$s \$t; \$s = ^(\$t)$
 - vi. 10 101 \rightarrow sleft \$t \$s; \$t = \$t << \$s
 - vii. $10_{110} \rightarrow \text{sright \$t \$s; \$t = \$t >> \$s}$
 - viii. 10 111 \rightarrow bxor \$s \$t; \$s = \$s ^ \$t
- d. Branch (11)
 - i. 11 $0 \rightarrow b$ up \$s \$t \$u; if (\$s == \$t) pc = pc \$u
 - ii. $11_1 \rightarrow b_down \$s \$t \u ; if (\$s == \$t) pc = pc + \$u
- 3. Internal Operands
 - a. Total: 16 registers
 - b. Temporary Use: 4 registers (r0 r3)
 - i. During operation, use r0 r3 as operands
 - ii. Use mov, lw, sw to move result into general storage
 - c. General Storage: 12 registers (r4 r15)
- 4. Control Flow
 - a. Type
 - i. Branch on equals to save bits
 - b. Target Address
 - i. Load in address from register
 - c. Maximum Distance
 - i. Relative branching is used. Register data is 8 bits and data is unsigned (use minus/add to go up/down). Thus, relative range is i < 2^8 = 256
 - ii. Alternatively, program counter will load in specified program start location
- 5. Addressing Modes
 - a. Register-indirect addressing
 - i. Load and store data via contents of register
 - ii. lw, sw

Changelog Milestone 2

- Reorganize ISA opcode based on instruction format
 - Allows for more instructions
 - Allows for larger immediate values
- Change 2 registers to 4
- Update control flow based on ISA changes
- Fix addressing modes issues

Changelog Milestone 3

- Distinguish between moving data from registers to memory (lw, sw) and moving data between working registers and general registers (put, get)
- Removed unnecessary operations in (00)
- Replaced NOR with OR in (10)
- Change XOR into bitwise operation in (10)
- Updated BEQ in (11) with register-indirect addressing
- Added BNE in (11)
- Rename shift operations
- Maximum branch distance updated to 128
- Update addressing mode to register-indirect
- Removed PC-relative addressing

Changelog Final Report

- ISA:
 - Added (==) and (!=) operation (for program 2)
 - Added bitwise xor (BXOR) (for program 2)
 - Changed to only relative branching, with unsigned distance

Programmer's Model:

- 1. The programmer should think of this machine as trying to conserve as many bits as possible. With only 9 bits total, we must split up the instruction encoding wisely. We use 2 bits to first split between major types of instructions. That gives us enough bits to set large immediate values (2^6). With variable instructions, we can use up all 9 bits, so we can split those further into specific instructions to increase the total number of instructions we can encode. Additionally, the programmer should abuse the hardware and use NOR as a universal gate to recreate other operations to save bits. Although this will increase CPI, it makes it easier to fit the 9-bit instruction limit.
- 2. Example
 - a. $C \rightarrow \$r0 = \$r0 + \$r1$
 - b. Assembly → add r0 r1
 - c. Machine \rightarrow 10 000 (add) 00 (r0) 01 (r1)