






3'2 Inch version

TX_LPF

LPF 170Mhz



Катушки намотаны проводом 0.5мм на оправке диаметром 5мм, 3.5 витка

**SWR Tandem Match**

2 провода 0.9мм пропущено через бинокль

по диагонали пропущено и намотано по 10 витков 0.5мм

Title **SWR Tandem Match**


Size: A4 Number:18 Revision:2.0

Date: 21.02.2021 Time: 12:18:14 Sheet:18 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Schema\ALTIUM_DESIGNER\RF-UNIT\SWR Tandem Match.SchDoc

Altium

A

RF_AMP

*замкнуть после измерения тока каскадов

Idq - 200mA Q1 + 200mA Q3, далее у одного плеча увеличивается до исчезновения 2-й гармоники




T3:
8-10 turns 2x0.5mm on 13.5x10x6.5 ferrite tubeT4:
2 parts: 5.5 turns RG-178 on Ferrite tube 13.5x10x6.5 each
Ferrite tubes from old VGA cablesTitle **RF_AMP**

Size: A4 Number:17 Revision:2.0

Date: 21.02.2021 Time: 12:18:15 Sheet:17 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\RF-UNIT\RF_AMP.SchDoc


Altium



Title LNA			*	*
Size: A4	Number: 16	Revision 2.0	*	*
Date: 21.02.2021	Time: 12:18:17	Sheet 16 of 18	*	*
File: D:\Dropbox\Develop\Projects\WOLF\Schema\ALTIUM_DESIGNER\RF-UNIT\LNA.SchDoc				

Altium

A

Title **CONTROL**

Size: A4 Number:15 Revision:2.0


Date: 21.02.2021 Time: 12:18:18 Sheet:15 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\RF-UNIT\CONTROL.SchDoc

Altium


A

TXRX_COMUTATOR





B

CONN



C




D

Title **CONN**


Size: A4 Number:14 Revision:2.0

Date: 21.02.2021 Time: 12:18:20 Sheet:14 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\RF-UNIT\CONN.SchDoc



STM32




Title **STM32**

Size: A3 Number: 11 Revision: 2.0

Date: 21.02.2021 Time: 12:18:24 Sheet 11 of 18


File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM DESIGNER\MOTHERBOARD\STM32.SchDoc

Altium



Title POWER	*		
Size: A4	Number:10		*
Date: 21.02.2021	Time: 12:18:26		Revision2,0
Sheet10 of 18			

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIMUM_DESIGNER\MOTHERBOARD\POWER.SchDoc




Title **FPGA**


Size: A3

Number:9 Revision:2.0
Time: 12:18:28 Sheet 9 of 18

Altium




A



J6

1	CS 3v3
2	FMC_A18
3	RS 3v3
4	WR GND
5	RD GND
6	STM_NRST
7	RST_MISO
8	FMC_D1
9	FMC_D2
10	FMC_D3
11	FMC_D4
12	FMC_D5
13	FMC_D6
14	FMC_D7
15	FMC_D8
16	FMC_D9
17	FMC_D10
18	FMC_D11
19	FMC_D12
20	FMC_D13
21	FMC_D14
22	PWR_ON
23	PWR_HOLD
24	+3V3
25	PERI_MOSI
26	DB0_MOSI
27	DB1_WRX
28	DB2_WTX
29	DB3_CLK
30	DB4\$DCS
31	DB5@D1C
32	DB6@D2C
33	DB7_E2A
34	DB8_E2B
35	DB9_E2S
36	DB10@E1A
37	DB11@E1B
38	DB12@D3C
39	DB13_5v
40	DB14@GND
41	DB15@GND
42	DB16@GND
43	+5
44	PONCAS
45	PHOCAS
46	3v3
47	GND

FPC-45P-0.5mm



Title **CONNECTIONS**


Size: A4	Number:7	Revision2.0
----------	----------	-------------

Date: 21.02.2021	Time: 12:18:33	Sheet7 of 18
------------------	----------------	--------------


File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\MOTHERBOARD\CONNECTIONS.SchDoc	*
--	---

Altium

A



B



C

D

Title **CLOCK_GENERATOR**

Size: A4 Number:6 Revision 2.0

Date: 21.02.2021 Time: 12:18:35 Sheet 6 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\MOTHERBOARD\CLOCK_GENERATOR.SchDoc

Altium

A

B

C


D

A

B

C

D


Title **AUDIO CODEC**

Size: A4 Number:5 Revision:2.0

Date: 21.02.2021 Time: 12:18:36 Sheet 5 of 18

File: D:\Dropbox\Develop\Projects\WOLF\Scheme\ALTIUM_DESIGNER\MOTHERBOARD\AUDIO_CODEC.SchDoc





Title ADC			*
Size: A4	Number:3	Revision2.0	*
Date: 21.02.2021	Time: 12:18:38	Sheet3 of 18	*
File: D:\Dropbox\Develop\Projects\WOLF\Schema\ALTIUM_DESIGNER\MOTHERBOARD\ADC.SchDoc			

