Probing-Secure EqSat

Shreyash Panigrahy
School of Computer Science and Engineering (SCOPE)
Vellore Institute of Technology
Vellore 632014, Tamil Nadu, India
shreyash.panigrahy2024@vitstudent.ac.in

Sourajyoti Basak
School of Computer Science and Engineering (SCOPE)
Vellore Institute of Technology
Vellore 632014, Tamil Nadu, India
sourajyoti.basak2024@vitstudent.ac.in

J. Nandhakishor
School of Computer Science and Engineering (SCOPE)
Vellore Institute of Technology
Vellore 632014, Tamil Nadu, India
jalagam.nandha2024@vitstudent.ac.in

Krishnaraj N
Dept. of Database Systems, School of CSE (SCOPE)
Vellore Institute of Technology
Vellore 632014, Tamil Nadu, India
krishnaraj.n@vit.ac.in

***Abstract*—Chips that hold secret keys can give those keys away through their power use. The standard defence, masking, splits every secret into random pieces so that no single wire inside the chip reveals anything, but masked circuits are large, so it is tempting to let a compiler optimise them. We ask whether equality saturation, a compiler technique that collects every equivalent version of a program and then picks the cheapest, can do this safely. By default, it cannot. Starting from the textbook 8-gate masked AND gate (ISW), a cost-only optimiser picks a 7-gate version that exposes a secret on a single wire, and with two shares this always happens, because the only gate-saving rewrite is the one that puts a secret back together. Checking security when the final circuit is chosen repairs this at the cost of one gate. We then show that the tricks masking designers actually use, such as refreshes and gadget swaps, cannot be expressed in a standard e-graph at all, build a second e-graph over secret values that can, and prove that choosing one circuit per class is unsafe there. Two safe ways to choose follow: checking each candidate, and a PINI-based method that certifies a 32-bit Keccak χ row, with 2^{128} possible inputs, in 0.05 s. Everything is packaged as seqc, a small compiler from Boolean programs to masked Verilog, and every security verdict was confirmed by an independent verifier (56,579 wire checks, zero disagreements). On twelve small programs seqc needs no more AND gadgets than AGEMA and COMPRESS on ten, with mixed results in area; the scope is first order, two shares, and glitch-free output.**

***Index Terms*—masking, side-channel security, probing security, equality saturation, e-graphs, compiler optimisation, glitches, PINI**

I. Introduction

You do not need to break the mathematics of a cipher to steal its key. A chip's power use and electromagnetic field depend on the values flowing through its wires, so an attacker with the right equipment can, in effect, read a wire. This is called a *probe*.

The standard defence is *masking*. Each secret is never stored directly; instead it is split into random *shares*, and only all the shares together reveal it. Any single wire then looks like coin flips, whatever the secret is. Masking works, but it is expensive: every AND gate has to be replaced by a protected *gadget* that uses extra gates and fresh random bits.

TABLE I
Our Four Questions and Short Answers

RQ1	*Does a cost-only optimiser keep the circuit secure?* **No.** It swaps the secure 8-gate gadget for a 7-gate one that leaks (Sec. III).
RQ2	*Can we fix it by checking security when the circuit is chosen?* **Yes**, for one extra gate. On a larger example we found no cheaper secure circuit (Sec. IV).
RQ3	*Can a standard e-graph express the tricks designers use?* **No.** We build a second e-graph that can, with a new way of choosing (Secs. V–VI).
RQ4	*Does this work with timing glitches and bigger circuits?* **Yes, in our models.** Protective registers are kept, and a 32-bit Keccak χ row is certified (Sec. VII-B).

So it is natural to hand masked circuits to an optimiser. The trouble is that an optimiser only promises to keep a program's *meaning*. For masked hardware that is not enough. Two circuits can produce exactly the same output and still differ in security, because security depends on the wires in between.

We study one popular optimisation technique, equality saturation [1], [2]. It stores every equivalent version of a program in a data structure called an *e-graph*, then picks the cheapest one. Our question is simple:

Research question. Can an equality-saturation optimiser make masked circuits cheaper without making them leak?

We expected the answer to be "not by default", since computing the same answer does not guarantee security. We split the question into four parts; Table I gives the short answers.

Although the security ideas come from hardware, these are really compiler questions. Which rewrites are safe? How should the optimiser choose between equal versions? What should the cost model count, and what must the intermediate representation remember? To answer them in practice, we also built a complete compiler, from a small source language down to Verilog (Sec. IX).

A. What is new here

Existing tools fall into two groups. *Security tools*, such as masking compilers and verifiers, mostly keep the circuit's structure fixed: they choose gadgets, place registers or check a finished design, and do not rewrite the logic (a recent evolutionary search over gadget netlists is the exception, see Sec. XII). *Optimisers*, such as synthesis tools and e-graph engines, do rewrite the logic, but they know nothing about security. This project sits between the two. Our contributions are:

1) **We show the optimiser breaks masking, and explain why.** With two shares, the cheaper circuit leaks *because* the only gate-saving rewrite recombines a secret.
2) **A simple fix.** Keep every rewrite rule, but refuse leaking wires when choosing the final circuit. This costs one gate.
3) **A limit of standard e-graphs.** The designers' main trick, re-sharing, is not the kind of equality an e-graph is allowed to use.
4) **A second e-graph** that works with secret values instead of wires, and a proof that the usual way of choosing from it is unsafe.
5) **Two safe ways to choose**: one that checks each candidate and discards leaking pieces early, and one based on PINI that scales to very large circuits.
6) **A working compiler, seqc** (architecture in Sec. VIII, performance in Sec. X), with every result confirmed by an independent verifier (56,579 wire checks, zero disagreements) and a measured comparison with AGEMA and COMPRESS on twelve small programs, which is a supporting result, not the main claim (it is first order, two shares and glitch-free, and seqc is behind both tools on one program).

Table II places this work next to the alternatives. Among the approaches we know of, it is the only one that saturates an e-graph of equivalent circuits and checks every result; search-based gadget optimisation [24] also explores rewritten gadgets under a security check, but by sampling rather than saturation. It is also the least mature; Sec. XIII sets out its scope.

II. Background

A. Masking and gadgets

With two shares, a secret bit s is stored as a pair (s_0, s_1), where s_0 is a fresh random bit and $s_1 = s_0 \oplus s$. Each share on its own is a fair coin flip, and XOR-ing the two gives the secret back (Fig. 1).

XOR and NOT are easy to mask: just apply them to each share separately. AND is harder, because multiplying shares mixes them together:

$$a \wedge b = a_0b_0 \oplus a_0b_1 \oplus a_1b_0 \oplus a_1b_1.$$

A masked AND therefore needs a *gadget*. The classic one is ISW [3], which adds one fresh random bit r (Fig. 2):

$$c_0 = a_0b_0 \oplus r,$$
$$c_1 = \big((r \oplus a_0b_1) \oplus a_1b_0\big) \oplus a_1b_1.$$

$a = a_0 \oplus a_1$

a	$r = a_0$	$a_1 = a \oplus r$	$a_0 \oplus a_1$
0	0	0	**0**
0	1	1	**0**
1	0	1	**1**
1	1	0	**1**

Fig. 1. Masking: the secret a is never stored, only two shares a_0 and $a_1 = a \oplus a_0$. Whatever a is, each share alone is a uniform coin flip, so one probe on a share learns nothing.




Fig. 2. The ISW masked AND: four share products and an XOR chain with one fresh random bit r, which enters first so that every partial sum is masked (4 AND + 4 XOR = 8 gates).




Fig. 3. What a leak looks like. Left: a single share is 1 with probability $\frac{1}{2}$ for both values of the secret (safe). Right: the two shares XORed together reveal the secret exactly (leaks). A wire is safe when $\Pr[w = 1 \mid a = 0] = \Pr[w = 1 \mid a = 1]$.

The order matters. Because r goes in first, every partial sum is hidden by randomness. ISW costs 8 gates and one random bit, and its two outputs XOR to $a \wedge b$. DOM [4] and HPC1 [5] are other gadgets that compute the same thing in different ways. Finally, a *refresh* gives a value fresh shares without changing it: $(x_0, x_1) \mapsto (x_0 \oplus r,\ x_1 \oplus r)$.

B. What counts as a leak

We consider an attacker who can probe one wire (this is called *first order*). A wire *leaks* if what the attacker sees on it depends on the secret, even just statistically (Fig. 3). In the simplest, *glitch-free* model, the attacker sees the wire's final value. Real wires, however, can flicker for a moment while signals arrive [7]. The *glitch-extended* model [6] captures this by letting the probe see everything that feeds into the wire. A *register*, which holds a value steady for one clock tick, blocks this flicker. Our checker decides security exactly, by trying every input and every random bit.

C. PINI

Checking every input stops being possible for large circuits. PINI [8] offers a shortcut. A gadget is PINI if a probe inside it can reveal at most one share of each input, and one share alone is just noise. The useful part is that PINI gadgets can

TABLE II
HOW APPROACHES HANDLE MAKING A MASKED CIRCUIT CHEAPER WITHOUT MAKING IT LEAK (CELLS SUMMARISE EACH GROUP; TOOLS WITHIN A GROUP DIFFER)

Approach	Examples	Cuts cost	Explores rewrites	Checks every result	Handles glitches	Large circuits	Tested on hardware
Cost-only optimiser	synthesis tools, plain e-graphs	Yes	Yes	No	No	Yes	Yes
Hand-designed gadgets	ISW, DOM, HPC; optimiser off	No	No	Partly	Yes	Yes	Yes
Verifiers only	maskVerif [19], VerifMSI, superVer	No	No	Yes	Yes	Partly	–
Masking compilers	AGEMA, COMPRESS, TETRIS	Yes	No	Yes	Yes	Yes	Yes
Search-based gadget optimisation	evolutionary search [24]	Partly	Partly	Yes	–	No	No
This work	security-constrained equality saturation	Partly	Yes	Yes	Partly	Partly	No




Fig. 4. An e-graph for $(x \cdot 2)/2$. Dashed boxes are e-classes (sets of equal expressions), solid boxes are e-nodes, and arrows point to operand classes. The cycle records that $(x \cdot 2)/2 = x$; nothing is deleted, both forms stay.

be chained: a circuit built only from PINI gadgets is secure at any size. So each gadget is checked once, and the whole circuit never needs to be enumerated.

D. E-graphs and equality saturation

An e-graph groups expressions that are known to be equal into *e-classes* (Fig. 4). Equality saturation works in two steps. First, it applies every rewrite rule wherever it can, until nothing new appears; this way the order of the rules no longer matters. Second, it *extracts* a result, normally by picking the cheapest node in each class. Every use of a class then becomes the same wire. One more rule is important later: e-graph equalities must be a *congruence* [9], meaning that if $x = y$ then $f(x) = f(y)$ in every context. We use the egglog engine [2].

Key point. Saturation finds the options; extraction chooses one. The choice is made on cost alone, with no idea of security. That is where things go wrong.

III. FINDING 1: THE OPTIMISER BREAKS MASKING


We start from the ISW gadget and give the optimiser only ordinary, correct rules of Boolean algebra: commutativity, associativity, identities, distributivity and factoring. After saturation the e-graph holds 25 classes and 75 nodes, and the cheapest version has 7 gates instead of 8:

$$c_0 = a_0 b_0 \oplus r, \qquad c_1 = (r \oplus a_0 b_1) \oplus a_1 (b_0 \oplus b_1).$$

It still computes the right answer on all 32 inputs. But it contains a new wire, $b_0 \oplus b_1$, and since $b_1 = b \oplus b_0$,

$$b_0 \oplus b_1 = b_0 \oplus (b \oplus b_0) = b.$$

That wire *is* the secret b (Fig. 5). One probe reads it directly. We got the same circuit, with the same two leaking wires, on



$c_1 = \big((r \oplus a_0 b_1) \oplus a_1 b_0\big) \oplus a_1 b_1$	ISW, 8 gates, secure
$c_1 = (r \oplus a_0 b_1) \oplus a_1 (b_0 \oplus b_1)$	factored, 7 gates
$b_0 \oplus b_1 = b_0 \oplus (b \oplus b_0) = b$	the new wire is the secret

b	b_0	$b_1 = b \oplus b_0$	$b_0 \oplus b_1$
0	0	0	**0**
0	1	1	**0**
1	0	1	**1**
1	1	0	**1**

Fig. 5. The leak. Factoring $a_1 b_0 \oplus a_1 b_1 = a_1 (b_0 \oplus b_1)$ takes the gadget from 8 gates to 7, but the new wire $b_0 \oplus b_1$ equals the secret b in every row of the truth table. The equations give the second output share before and after ($c_0 = a_0 b_0 \oplus r$ in both).

two separate engines (our own e-graph and egglog), and the independent verifier VerifMSI confirms the leak.

Proposition 1 (Cost-only extraction is unsafe)**.** *There is a secure circuit and a set of correct Boolean rewrite rules for which the cheapest extracted circuit is insecure.*

The example above is the proof. No rule is wrong; the leaking circuit wins only because it is cheaper.

Why the cheaper circuit leaks. This is not a coincidence. A two-share gadget turns $a \wedge b$ into four share products. Reordering and regrouping them never saves a gate; only factoring out a common term does. Two products share a term only if they share a share index, and factoring them then gives $a_i (b_0 \oplus b_1) = a_i \wedge b$, or the same with a and b swapped. So with two shares, **every gate-saving factoring puts a secret back together**.

A. Is this only a two-share effect?

With $d \geq 3$ shares the argument above weakens, because $b_0 \oplus b_1$ is a uniform bit rather than the secret. We therefore repeated the search for the d-share ISW gadget, enumerating every way to reorder the XOR terms and to factor products that share an index, and checking each wire exactly (Table III). We built the cheapest secure circuit and a cost-only circuit as

TABLE III
COST-ONLY VERSUS SECURE OPTIMUM FOR THE d-SHARE ISW AND (GATES, SHARED GATES COUNTED ONCE; FIRST ORDER, GLITCH-FREE)

Shares d	Plain ISW	Cost-only	Cheapest secure
2	8	7, **leaks**	8
3	21	16, **leaks**	17
4	40	27, **leaks**	28

TABLE IV
WIRE-LEVEL RESULTS ON ISW (COST: GATES)

Rule set	Classes	Gates	Security
Core (commute, associate, identities)	23	8	secure
Full (+ distributivity, factoring), cost only	25	7	**leaks**
Full, constrained extraction	25	8	secure




Fig. 6. Security-constrained extraction. Same rules and same e-graph; every class is labelled safe or unsafe, and the unsafe class $S = b_0 \oplus b_1$ is never used as an internal wire. Ignoring security gives 7 gates and leaks; enforcing it gives 8 gates and is secure.

netlists for each d and checked every wire against VerifMSI: no disagreement on any of the 159 wires. The cost-only optimum still leaks for $d = 3$ and $d = 4$, because the last output share contains all d products with one index, and factoring them gives $a_{d-1} \wedge b$. The difference is that *secure* savings now exist, such as $a_2(b_0 \oplus b_1)$ for $d = 3$. So "every gate-saving factoring recombines a secret" is a two-share statement; the weaker statement "the cheapest circuit found by cost alone leaks" holds up to $d = 4$ in this model. This is a first-order, glitch-free measurement of the gadget only; it does not cover refreshes, DOM or HPC structure, or higher-order probing.

IV. FINDING 2: CHECKING SECURITY AT EXTRACTION FIXES IT

In the glitch-free model, whether a wire leaks depends only on the function it computes. That means we can label each e-class as safe or unsafe once, and reuse the label. The fix has three steps (Fig. 6):

1) label every e-class safe or unsafe;
2) pick the cheapest circuit, but never use an unsafe class as an internal wire;
3) check the result again with an independent tool.

The rules and the e-graph stay exactly the same; only the choice changes. The result is the secure 8-gate ISW gadget again (Table IV). **Security costs one gate.**




Fig. 7. Chain scale. Gate counts of the 240 sampled extractions of a two-gadget ISW chain: none is secure, and the 28 that beat the 16-gate hand design all leak. VerifMSI agrees on all 6,054 wires.

Move	What it does
Refresh	$(x_0, x_1) \mapsto (x_0 \oplus r,\ x_1 \oplus r)$: same secret, fresh shares
Gadget swap	$\mathrm{ISW}(a, b) \leftrightarrow \mathrm{DOM}(a, b)$: same product, different wires
Register	holds a value steady; to a probe under glitches it acts like a refresh
Random-bit reuse	one random bit shared between gadgets (not modelled here)

Fig. 8. Re-sharing: the moves masking designers use. All four keep the secret and change the shares.

Why not simply ban the factoring rule? Three reasons. Factoring is useful elsewhere (later it takes a circuit from 20 to 11 and stays secure). Other moves leak too, such as moving r to the end in ISW or dropping a needed refresh. And a leak depends on which wires end up in the circuit, not on which rule produced them. So we let every rule fire and check the result.

Is there a cheaper secure circuit somewhere? We tried a larger example: two ISW gadgets in a row, computing $(a \wedge b) \wedge d$, which takes 16 gates by hand and is secure. We combined the 40 cheapest options for each of its two outputs, across 6 variants of the e-graph, giving 240 circuits. Not one is secure, and the 28 that are cheaper than the hand design all leak (Fig. 7). This is a sample, not a proof, but the message is clear: ordinary algebra alone gives no free savings here. The reason has to do with how the circuit is represented, which is the next finding.

V. FINDING 3: DESIGNERS' TRICKS DO NOT FIT A STANDARD E-GRAPH

Masking designers save cost with a different set of moves: refreshes, gadget swaps and registers (Fig. 8). All of them keep the *secret* the same and change the *shares*. We call this *re-sharing*.

Finding 3. Let y be a refresh of x, so $y_0 = x_0 \oplus r$ and $y_1 = x_1 \oplus r$. Both hold the same secret. Now look only at share 0: whenever $r = 1$, x_0 and y_0 differ. So x and y are equal as secrets but not as wires. That breaks the congruence rule, and **a correct wire-level e-graph is never allowed to treat them as equal** (Fig. 9).

$$x = y \;\Rightarrow\; f(x) = f(y)$$

x	y	r	x_0	$y_0 = x_0 \oplus r$	x_1	$y_1 = x_1 \oplus r$
1	1	0	1	1	0	0
1	1	0	0	0	1	1
0	0	1	0	**1**	0	1
1	1	1	0	**1**	1	0

Fig. 9. Why re-sharing is not a congruence. x and $y = \mathsf{refresh}(x)$ always hold the same secret (columns x and y), but share 0 differs in rows 3 and 4, so the context "read share 0 gives $f(x) = 0$ and $f(y) = 1$."




Fig. 10. The value-level e-graph. A class stands for a secret value: three gadgets build the same value $a \wedge b$ (R2), and a refresh joins its own class as a self-loop (R3).

In other words, a wire-level optimiser cannot even *see* the designers' moves. We found no earlier statement of this point for e-graphs.

A. A second e-graph, over secret values

Our answer is to move the e-graph up a level, so that each class stands for a secret value rather than a particular set of wires (Fig. 10). A term is built from inputs, XOR, NOT, refresh, registers and gadgets:

$$x ::= \mathsf{in}(s) \mid \mathsf{xor}(x, x) \mid \mathsf{not}(x) \mid \mathsf{refresh}(x) \mid \mathsf{reg}(x) \mid g(x, x),$$

where g is one of isw, dom or hpc1. Its value is what you would expect: $\mathsf{V}(g(x, y)) = \mathsf{V}(x) \wedge \mathsf{V}(y)$, and refresh and registers do not change the value. Three groups of rules act on it: **R1** is ordinary Boolean algebra on values (including factoring), **R2** says the three gadgets are interchangeable, and **R3** says a refresh can be removed. To measure cost, we turn a term back into a two-share circuit (*lowering*), with a fresh random bit for every gadget and refresh, and count gates plus random bits.

Proposition 2 (The value-level rules are safe to use)**.** *If* $\mathsf{V}(x) = \mathsf{V}(x')$ *and* $\mathsf{V}(y) = \mathsf{V}(y')$*, then* $\mathsf{V}(\mathsf{op}(x, y)) = \mathsf{V}(\mathsf{op}(x', y'))$*, so R1–R3 are valid e-graph rules. Lowering is also correct: the output shares of a lowered term always XOR to its value.*

Proof. The value of a term is defined piece by piece from the values of its parts, and lowering is correct by induction (a refresh is correct because r cancels out, and each gadget by its own correctness). □

Notice that security is no longer part of the equality at all. It has to be enforced when the circuit is chosen, and that is where the next surprise appears.

VI. Finding 4: One Label Per Class Is No Longer Enough

Proposition 3 (Safety is not a property of the e-class)**.** *With refresh removal (R3),* $\mathsf{isw}(z, z)$ *and* $\mathsf{isw}(z, \mathsf{refresh}(z))$ *end up in the same e-class, yet the first leaks and the second is secure. Picking one node per class always returns* $\mathsf{isw}(z, z)$*, while picking whole terms can return the secure one.*

Here is the intuition. In $\mathsf{isw}(z, z)$, both inputs are the same pair of shares, so one product wire is 1 half the time when $z = 0$ and never when $z = 1$; it leaks z. With a refresh on one input, every product wire is 1 a quarter of the time, whatever z is (Fig. 11). Because R3 makes the refresh a loop back into z's own class, the usual one-node-per-class extraction cannot use it, so both inputs become the same wire (full proof in Appendix A). This is a statement about this rule set: with all three rule groups, 16 of the 338 possible one-node-per-class choices are secure, and at the wire level a single label per class still works.

A. Safe method 1: check each candidate, cut leaks early

Instead of choosing one node per class, we choose whole *terms*, so the same class can be built differently in different places. Each class keeps its $k = 8$ cheapest terms (the results were identical for $k = 2$, 8 and 32 on the value-layer fixtures, but not on the $2{\times}2$ multiplier, where the secure optimum is 69 for k from 2 to 8 and 75 for $k = 16$ and 32, so extraction is a search: the costs we report are the best found, not proven optima). Each candidate is lowered to wires, and every wire is checked exactly.

Proposition 4 (Leak cut)**.** *In both models, if a piece of a circuit has a leaking wire, then every larger circuit containing that piece also leaks.*

So a leaking piece can be thrown away as soon as it is found, and every result is secure by construction. On the squaring example, $\mathsf{isw}(z, z)$ (cost 11) is cut and $\mathsf{isw}(z, \mathsf{refresh}(z))$ (cost 14) is kept. The price is speed: 0.3 s on a chain of depth 3, 5.4 s at depth 4 and 133 s at depth 5.

B. Safe method 2: PINI brings back one label per class

We call a class *composable* if it contains a PINI gadget whose inputs are also composable. We checked each operator exhaustively and with VerifMSI: XOR, NOT, refresh and HPC1 are PINI, while ISW and DOM are not. Inside composable classes a single safe label works again, and the usual one-node-per-class extraction is safe, **without checking any inputs at all**. This is what lets the method scale.

VII. Results

A. Savings appear only where there is waste

Fig. 12 shows the cheapest secure circuit found from several starting points. Every saving comes from one of two kinds of waste: a refresh that was not needed, or two products that can be factored. Circuits that are already tight do not move. VerifMSI confirms every secure result (27 circuits, 914 wires).

isw(z, z): **leaks**

z	z_0	z_1	z_0z_1
0	0	0	0
0	1	1	**1**
1	0	1	0
1	1	0	0

isw$(z, \mathsf{refresh}(z))$: **secure**

z	z_0	r	z_1	$z_1' = z_1 \oplus r$	z_0z_1'
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	1	**1**
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	1	0	1	**1**

Fig. 11. Why one safe-or-unsafe label per class fails. Left, isw(z, z): both operands are one sharing, and the product wire z_0z_1 is 1 in one of two cases when $z = 0$ and never when $z = 1$, so it leaks z. Right, isw$(z, \mathsf{refresh}(z))$: the product is 1 in one of four cases for either value of z, so it is safe. Refresh removal puts both terms in one e-class.




Fig. 12. Value-layer results (cost = gates + random bits). Refresh removal, factoring and gadget swaps save cost where the start circuit had slack: over-refreshed chain 30 to 18 (R3), two ANDs sharing a factor 20 to 11 (R1), HPC1 chain 24 to 18 (R2, glitch-free only). The hand-written chain and Keccak χ are tight and do not improve.

TABLE V
RULE ABLATION: CHEAPEST SECURE COST (GATES + RANDOM BITS); "11 LEAKS" IS THE COST-ONLY OPTIMUM WHEN IT DIFFERS

Circuit	Start	none	R1	R2	R3	R1+R2	R1+R3	R2+R3	all
ISW chain	18	18	18	18	18	18	18	18	18
over-refreshed	30	30	30	30	**18**	30	**18**	**18**	**18**
$z \wedge z$	14	14	14	14	14 11 leaks	14	14 11 leaks	14 11 leaks	14 11 leaks
$ab \oplus ad$	20	20	**11**	20	20	**11**	**11**	20	**11**
HPC1 chain	24	24	24	**18**	24	**18**	24	**18**	**18**
Keccak χ, 5-bit	60	60	60	60	60	60	60	60	60

The security check still matters at this level: if refresh removal is allowed, a cost-only optimiser returns isw(z, z) (cost 11, leaks) instead of isw$(z, \mathsf{refresh}(z))$ (cost 14, secure).

Table V switches the three rule groups on and off. Each saving has one source: refresh removal (R3) gives the over-refreshed chain, Boolean algebra with factoring (R1) gives the shared-factor program, and gadget swaps (R2) give the HPC1 chain. No other combination saves anything, and the only configurations whose cost-only optimum leaks are those that contain R3.

$w = (a_0 \oplus r) \oplus a_1$, with $a = 1$, $a_0 = 0$, $a_1 = 1$, $r = 1$

Time	Event	$u = a_0 \oplus r$	$w = u \oplus a_1$	Wire holds
t_0	nothing has arrived	0	0	nothing useful
t_1	a_0, a_1 arrive; r still 0	0	**1**	**the secret** a
t_2	$r = 1$ arrives	1	0	$a \oplus r$, random

Fig. 13. A glitch. While signals arrive, the wire $w = (a_0 \oplus r) \oplus a_1$ briefly holds the secret a before r arrives; its final value passes a basic check. A probe that sees the wire's history sees a, and a register stops this.

TABLE VI
REGISTERS UNDER GLITCHES (COST: GATES + REGISTERS)

Circuit	Start	Registers ignored	Constrained
Registered DOM AND	10	5, **leaks**	10, secure
DOM chain (registered)	20	10, **leaks**	20, secure
ISW AND, no registers	8	7, **leaks**	10, secure
DOM AND, no registers	8	5, **leaks**	10, secure

B. *Finding 5: glitches and large circuits*

Glitches. A glitch is a brief wrong value on a wire while signals are still arriving (Fig. 13). A register blocks it, so to an attacker a register works like a refresh. To a cost-only optimiser, however, a register looks like a wire that does nothing, so it deletes it (Table VI). Our check puts the registers back, and on the unregistered ISW gadget it adds two registers exactly where they are needed. Of egglog's own 784 cheapest candidates for a DOM chain, none is glitch-secure. Our glitch checker agrees with VerifMSI on all 167 probes.

Large circuits. Checking every input stops at around 2^{26} combinations. PINI-based extraction does not need to enumerate anything (Table VII), and none of 234 randomly built PINI circuits leaks. The price is size: an HPC1 gadget costs 12 where ISW costs 9, so PINI results are 25–33% larger. This result holds in the glitch-free model.

VIII. SYSTEM ARCHITECTURE

Fig. 14 shows how the tool is organised, in four layers. The *front end* reads a program and masks it. The *optimiser* holds the two e-graphs and the two ways of choosing a circuit. The *oracles* are the security checkers that the optimiser consults. The *back end* checks the result and writes it out, and a test

TABLE VII
EXACT CHECKING VERSUS PINI COMPOSITION

Circuit	Inputs	Exact	PINI	Time	VerifMSI
Keccak χ, 6-bit	2^{24}	secure	secure	0.01 s	103/103
Keccak χ, 8-bit	2^{32}	too large	secure	0.01 s	137/137
Keccak χ, 32-bit	2^{128}	too large	secure	0.05 s	545/545
ISW chain, depth 15	2^{62}	too large	secure	0.01 s	212/212

TABLE VIII
COMPONENTS OF THE TOOL

Component	Role
Parser	Reads the source language; one syntax tree per output.
Masking pass	Two shares per value; ISW per AND; refresh policy keeps operand sharings independent.
Wire-level e-graph	Boolean rewriting of masked wires (RQ1, RQ2); our own engine and an egglog port.
Value-level e-graph	One class per secret value; R1–R3 as rules (RQ3).
Per-term extraction	k cheapest terms per class, lowered and checked; leaking terms cut for good.
PINI extraction	Class-level extraction on composable classes; no enumeration (RQ4).
Labeller	Bit-parallel safe/unsafe labels; 0.4 s for a depth-5 chain against an estimated 61 min for the reference labeller.
Exact checker	Ground truth for first-order security, glitch-free and glitch-extended.
VerifMSI	External oracle; any disagreement stops the work until fixed.
Emitter	Netlist or Verilog with `a_s0`, `a_s1`, … ports.

TABLE IX
COMPILED PROGRAMS (COST: GATES + RANDOM BITS)

Program	Start	Secure	Saving	Cost-only
$a \wedge b \oplus a \wedge c$	26	11	58%	11, secure
$z \wedge z$, $z = a \oplus b$	14	14	0%	11, **leaks**
multiplexer	27	13	52%	13, secure
full adder	30	24	20%	24, secure
majority, 2 AND	28	22	21%	22, secure
majority, OR form	65	41	37%	41, secure

harness reruns everything. Table VIII describes each part in one line.

IX. THE SEQC COMPILER

Fig. 15 follows a program through the compiler. The front end reads a small language with `input`, `out` and the operators `~`, `&`, `^` and `|`. The masking pass turns each AND into an ISW gadget and refreshes its second input. egglog then saturates the e-graph with rules R1–R3. Extraction runs twice, once ignoring security and once enforcing it, so the cost of security is always visible. The result is checked (same output as the source on every input, no leaking wire, VerifMSI agrees) and written out as a netlist or Verilog. The Verilog is marked as secure in the glitch-free model only.

Table IX shows the compiled programs. Every result matches its source on all inputs, has no leaking wire, and is confirmed by VerifMSI. On $z \wedge z$ the optimiser is tempted to drop a refresh that is needed, and seqc refuses, so the main finding shows up on a real compiled program too. The largest program, a majority vote written with ORs (five gadgets), compiles from 65 to 41 in 83 s.

TABLE X
LARGER COMPILED PROGRAMS (COST: GATES + RANDOM BITS; FIRST ORDER, TWO SHARES, GLITCH-FREE)

Program	Start	Cost-only	Secure	Saving	Rand.	Time
2-bit comparator	58	48, secure	48	17%	8→4	27 s
2-bit adder	60	48, secure	48	20%	8→4	75 s
2×2 multiplier	70	66, **leaks**	69	1%	10→8	6 s
4:1 multiplexer†	48	39, secure	39	19%	6→3	8 s
Ascon S-box†	88	78, secure	78	11%	10→5	14 s
PRESENT S-box	134	101, secure	101	25%	12→8	132 s

†Run with frontier width $k = 2$ and 4 saturation rounds; the default $k = 8$ with 6 rounds did not finish within 40 minutes. With 4 rounds, $k = 2$, 4 and 8 give the same cost on both programs.

Table X adds six larger programs, including the 5-bit S-box of Ascon and the 4-bit S-box of PRESENT. Each program was first checked against its specification (the published S-box tables, or integer arithmetic) on every input, and each compiled result matches its source, has no leaking wire, and agrees with VerifMSI on all 443 wires. Savings are between 11% and 25% except on the multiplier, where the cost-only optimum is again cheaper and leaks, and the secure circuit saves only 1%. The emitted Verilog of all twelve programs also passes an Icarus simulation in which every input value is driven with eight random sharings and the two output shares must XOR to the value the source computes; a copy of the adder with one XOR turned into an AND fails it. This checks function, not security. All twelve programs, these six included, are compared with AGEMA and COMPRESS in Table XI.

X. PERFORMANCE COMPARISON

We compare seqc with three baselines, all run on the same programs: a *cost-only optimiser* (the same e-graph and rules with ordinary extraction, which is what standard equality-saturation tools do), the *hand-written* masked design, and two published masking tools, AGEMA [11] and COMPRESS [17].

A. Security: ours versus a cost-only optimiser

Fig. 16 lists every case where the cost-only optimiser and our tool disagree. Each time, the cost-only result is cheaper and leaks, and ours is secure. The gap is the price of security: one gate on ISW, three on squaring, two registers on the unregistered ISW gadget, and the full set of registers on DOM circuits. On top of this, none of egglog's 784 cheapest DOM-chain candidates is glitch-secure, and none of the 240 sampled chain circuits is secure.

B. Cost: ours versus the hand-written design

Where the starting circuit has waste, the secure result is 20–58% cheaper: 58% on `factor`, 52% on the multiplexer, 45% on two ANDs sharing a factor, 40% on the over-refreshed chain, 37% on the OR-form majority, 25% on the HPC1 chain, 21% on majority and 20% on the full adder (Fig. 12, Table IX). On tight designs (the hand-written ISW chain and Keccak χ)




Fig. 14. Architecture of the tool. Solid arrows are the compilation flow; dashed arrows show which oracle each stage consults. Extraction (orange) is the only optimisation stage that depends on security; VerifMSI is never linked into our code and is used only to cross-check.




Fig. 15. The seqc pipeline. Extraction (orange) is the only optimisation stage that consults the security checkers; VerifMSI runs as a separate process.




Fig. 16. Price of security. Every circuit on which the cost-only optimiser and our tool disagree: the cost-only result always leaks. Costs are gates (ISW AND, chain), gates + random bits ($z \wedge z$), or gates + registers (†, glitch-extended model).

it finds nothing to save, and it never returns a circuit that leaks. The PINI route is the one case that costs more, 25–33% above the ISW-based design, in return for certifying circuits too large to check directly.

C. Head-to-head with AGEMA and COMPRESS

We ran both tools on the twelve programs of Tables IX and X with two shares, all on one machine (an AMD Ryzen 5 5500U laptop, 12 threads, 5.6 GB, Linux; Yosys 0.70, GHDL 7.0, COMPRESS commit 26ccd9c, AGEMA commit 3de80c1). COMPRESS was run with its default gadget library at latencies 2 to 4; the multiplier and the OR-form majority have no schedule at latency 2, and every other design it produced passed its own behavioural simulation. Its area is the area of the synthesised design from Yosys with the Nangate45 library, the flow its authors use. AGEMA was run through its Yosys front end with its HPC2 and HPC3 gadgets. Its gadgets are VHDL, which we read with the GHDL plugin of Yosys, so AGEMA's area is measured on the same library, not estimated. All areas are in gate equivalents (GE, $1\,\mathrm{GE} = 0.798\,\mu\mathrm{m}^2$). Table XI shows the results. As a check, the six programs of the first version of this table give the same COMPRESS gadget counts, random bits and area as before (for example 148.0 GE on $a \wedge b \oplus a \wedge c$), so our flow reproduces the earlier runs.

Three findings stand out. First, **seqc needs no more gadgets than either tool on ten of the twelve programs.** It needs strictly fewer than AGEMA on eight and strictly fewer than COMPRESS on four, with ties elsewhere. AGEMA's front end optimises the logic for *unmasked* area, so it turns the multiplexers and the S-boxes into NAND and NOR networks,

TABLE XI
MEASURED HEAD-TO-HEAD ON TWELVE PROGRAMS (TWO SHARES, ONE MACHINE). AREA IN GE, NANGATE45. "GADGETS" COUNTS MASKED AND-TYPE GADGETS; "RND" COUNTS FRESH RANDOM BITS

	seqc (this work)		AGEMA		COMPRESS		
Program	gadgets / rnd	area[a]	gadgets / rnd[b]	area[c]	gadgets / rnd	area	area on seqc's logic[d]
$a \wedge b \oplus a \wedge c$	1 / 1	12.0	1 / 1	73.0	2 / 2	148.0	**81.7** (−45%)
$z \wedge z$, $z = a \oplus b$	1 / 2	16.7	0 / 0	4.0	1 / 1	70.3	70.3 (same)
multiplexer	1 / 1	16.0	3 / 3	207.0	2 / 2	148.7	**108.3** (−27%)
full adder	2 / 2	32.0	3 / 3	237.3	2 / 2	167.3	167.3 (same)
majority, 2 AND	2 / 2	22.0	4 / 4	285.0	2 / 2	152.0	152.0 (same)
majority, OR form	4 / 4	59.7	4 / 4	285.0	5 / 9	282.3	290.7 (+3%), rnd 9 → 6
2-bit comparator	4 / 4	66.3	8 / 8	517.7	4 / 5	275.0	279.0 (+1%)
2-bit adder	4 / 4	73.0	6 / 6	543.7	4 / 6	302.0	302.0 (same)
2×2 multiplier	7 / 8	58.7	6 / 6	421.7	6 / 10	374.7	420.0 (+12%)
4:1 multiplexer†	3 / 3	53.3	9 / 9	641.3	3 / 5	213.0	213.0 (same)
Ascon S-box†	5 / 5	98.0	11 / 11	937.0	5 / 5	440.3	**411.7** (−6%)
PRESENT S-box	8 / 8	133.7	24 / 24	1753.7	9 / 11	627.0	**555.7** (−11%)

[a]Glitch-free, combinational, no registers and no random-number generator; not directly comparable with the glitch-robust, pipelined designs of AGEMA and COMPRESS. [b]HPC2 (one random bit per gadget). [c]Measured: best of HPC2 and HPC3, AGEMA's VHDL gadgets and pipeline registers synthesised together. [d]COMPRESS run on the Boolean structure seqc chose, each gadget as an AND; COMPRESS keeps its own glitch-robust guarantee, and the first number is its best-latency area. Changes are against the COMPRESS area in the previous column. †seqc with $k = 2$.




Fig. 17. Masked AND gadgets needed per program (fewer is better). Each gadget costs area and fresh randomness in every masking scheme.

each gate of which then becomes a masked gadget (24 gadgets for the PRESENT S-box against seqc's 8). COMPRESS keeps the logic exactly as written, so it pays for every AND in the source. The two exceptions are $z \wedge z$, where AGEMA's synthesis applies $x \wedge x = x$ and removes the gadget (a rule we deliberately left out to study the refresh), and the multiplier, where seqc's secure optimum has 7 gadgets and both tools have 6. Second, **the savings carry over into a glitch-robust flow on some programs, not all**: feeding seqc's chosen logic into COMPRESS makes its design smaller on four programs (by 45% on $a \wedge b \oplus a \wedge c$, 27% on the multiplexer, 6% on the Ascon S-box and 11% on the PRESENT S-box), the same on five, and larger on three (by 12% on the multiplier, 3% on the OR-form majority, where the random bits still drop from 9 to 6, and 1% on the comparator). Third, seqc's own area is far below the other two, but this is not a fair comparison: it has no registers, no random-number generator and only glitch-free security. Fig. 17 summarises the gadget counts.

On speed, all on the machine above, AGEMA takes 8–17 ms per run and COMPRESS's solver 0.04–0.68 s over all latencies tried. seqc takes at most 0.2 s on the five smallest programs and between 6 s and 132 s on the larger ones, where its exact checking is the limit (83 s for the OR-form majority, 75 s for the 2-bit adder, 132 s for the PRESENT S-box).

D. Do the savings need equality saturation?

A fair objection is that any logic minimiser might find the same savings. Table XII compares seqc with a plain minimiser, Yosys with ABC mapping to AND and XOR gates, on twelve programs (the six above and the six of Table X). The minimiser has no idea of masking. It needs more AND gates than seqc on eight programs, the same number on two, and fewer on two: $z \wedge z$, where it applies $x \wedge x = x$, and the multiplier. On eight programs it even needs more ANDs than the source already had, since ABC maps for area, not for the number of ANDs. This is a weak baseline, and a minimiser built to reduce the AND count would do better: for the PRESENT S-box it is known exactly that the minimum number of ANDs is 4 [25], against 8 gadgets for seqc and 9 as written. We did not run such a minimiser, and a circuit with the fewest ANDs is not by itself secure, but seqc is clearly not optimal in gadget count there. Table XII also gives the area of seqc's own Verilog (Yosys 0.70, Nangate45, 1 GE = 0.798 μm^2, no registers, glitch-free model only). These are the same seqc areas as in Table XI; they supersede the seqc area column of an earlier version of this table, which came from a different synthesis run.

E. Speed and scale

Table XIII gives the measured run times. Checking each candidate is exact but slows down quickly as circuits grow; PINI extraction and the fast labeller are what make large circuits practical.

XI. VERIFICATION

We never relied on our own checker alone. Every verdict was cross-checked by VerifMSI [12], a published verifier we

TABLE XII
AND GADGETS WITHOUT AN E-GRAPH (YOSYS/ABC) VERSUS SEQC, AND SEQC AREA

Program	Written	ABC	seqc	Rnd.	GE
$a \wedge b \oplus a \wedge c$	2	1	1	1	12.0
$z \wedge z$	1	0	1	2	16.7
multiplexer	2	3	1	1	16.0
full adder	2	3	2	2	32.0
majority, 2 AND	2	4	2	2	22.0
majority, OR form	5	4	4	4	59.7
2-bit comparator	4	8	4	4	66.3
2-bit adder	4	6	4	4	73.0
2×2 multiplier	6	6	7	8	58.7
4:1 multiplexer†	3	9	3	3	53.3
Ascon S-box†	5	13	5	5	98.0
PRESENT S-box	9	26	8	8	133.7

Written: ANDs in the source (shared terms once). ABC: ANDs after Yosys/ABC. seqc: gadgets and random bits of the secure optimum. † $k = 2$.

TABLE XIII
MEASURED SPEED AND SCALE

Task	Result
Per-term extraction, ISW chain depth 3 / 4 / 5	0.3 s / 5.4 s / 133 s
Labeller, depth-5 chain: bit-parallel / reference	0.4 s / ≈61 min (est.)
PINI extraction, Keccak χ 32-bit (2^{128} inputs)	0.05 s, 545/545 wires
PINI extraction, ISW chain depth 15 (2^{62} inputs)	0.01 s, 212/212 wires
Exact checker, largest input space	$\approx 2^{26}$ points
seqc, OR-form majority (5 gadgets), 65 → 41	83 s
Full verification, all 16 steps	≈8 min (487 s)

TABLE XIV
AGREEMENT WITH VERIFMSI

Checked	Circuits / wires	Disagree
Exact checker	1,216 / 21,760	0
Bit-parallel labeller	1,265 / 22,463	0
Value-layer circuits	27 / 914	0
Sampled chain extractions	240 / 6,054	0
Random PINI-built circuits	234 / 4,608	0
Compiled programs	7 / 178	0
Larger compiled programs	6 / 443	0
Three- and four-share circuits	6 / 159	0
Total wire checks	**56,579**	**0**
Glitch checker (probes)	167	0
PINI verdicts (gadgets)	6	0

did not write, run as a separate program (Table XIV). One command, `findings/verify.py --full`, reruns every experiment and checks every number reported here; all 16 steps pass, along with 182 automated tests. Agreement on these circuits is strong evidence, but it is not a proof for every possible circuit. We also tested the verifier itself, and use its exact check, rather than its one-sided symbolic shortcut, as the reference.

XII. RELATED WORK

Masking compilers. AGEMA [11] turns an unprotected netlist into a masked one using PINI gadgets. It may simplify the *unmasked* logic first, where rewrites cannot hurt security. COMPRESS [17] and TETRIS [18] choose and schedule gadgets for a fixed circuit. Tornado [10] adds refreshes wherever its verifier finds an attack. Feldtkeller et al. [16] let gadgets share random bits, which we do not model. Apart from the search-based work below, none of them explores equivalent *masked* circuits by rewriting. The type-directed compiler of Barthe et al. [20] also inserts refreshes automatically, but for a fixed circuit and with a stronger notion (SNI) than the probing notion used here. Kumar et al. [23] lower the fresh randomness of first-order masked circuits by graph colouring, and, in their words, only rewire the randomness inputs and leave the logic unchanged.

Verifiers. VerifMSI [12] is our independent referee; maskVerif [19] and SILVER [21] are other well-known checkers. superVer [15] uses e-graphs to *check* masked circuits rather than optimise them. The authors of the eVer verifier [13] removed unneeded refreshes from their gadgets by hand; we do this automatically, inside an optimiser.

Optimisers that break masking. MaskedHLS [14] and a study for the German BSI [26] report that standard synthesis optimisations can recombine shares. MaskedHLS responds by not optimising the logic at all. We explain why this happens in equality saturation, and show how to fix it.

E-graphs for hardware. E-Syn [22] applies equality saturation to gate-level Boolean logic with technology-aware costs and reports area and delay savings over ABC; it has no notion of probing security, so it is the kind of optimiser whose output Finding 1 warns about.

Search-based optimisation of masked gadgets. Koblah et al. [24] optimise individual masked gadgets (COMAR and the HPC1–HPC3 families, first order) at the standard-cell level with an evolutionary search: a genetic algorithm over a graph of NanGate45 gates, with sensitivity-guided crossover and four kinds of mutation. Candidates are ranked by a surrogate for power and area, functional equivalence is checked by SAT, and the final candidates are verified for PINI security with the VERICA tool; candidates that fail are discarded, and only secure results are reported. They report reductions of up to about 15% in power and 10% in area on single gadgets, with many gadgets improving little or getting worse, and a 12% power and 7% area reduction in a 32-bit AES core after replacing one gadget. They also find that conventional CAD steps (technology mapping, FRAIG rewriting, retiming) sometimes give far larger gains on gadgets, up to about 60%, but not systematically, which is the situation Finding 1 explains for equality saturation. Theirs is the closest work to ours in spirit, since it also searches over equivalent masked circuits and keeps only secure ones. It differs in what is searched and how. It works below the Boolean level, on library cells of one gadget, and does not change randomness or latency; we work on the Boolean structure of whole programs. It samples circuits with a randomised search, whereas we saturate an e-graph (every equivalent form, not a sample), add a value-level representation for re-sharing, and show which extraction choices are unsafe. Its security check is applied to the final candidates rather than to every individual in the

search, whereas our checks run inside extraction. The two are complementary: a gadget chosen by our optimiser could be passed to theirs.

What we claim. We do not claim to be the first to show that optimisers break masking, the first to use e-graphs on masked circuits, the first to search over equivalent masked circuits under a security check, or the first to remove refreshes or choose gadgets. What is new is the analysis and repair inside equality saturation. Since this is a "nobody has done it" claim (we searched and found nothing), we rate our confidence as medium.

XIII. Scope and Limitations

- **Scope:** one probe, single-bit circuits without loops; no sharing of random bits between gadgets. The compiler uses two shares; Sec. III-A extends only the gadget-level measurement of Finding 1 to $d = 3, 4$, checked against VerifMSI.
- **Savings:** only where the starting circuit has waste; tight designs do not improve.
- **Scale:** checking each candidate is exact only among the k cheapest options, and slow on larger circuits; the 0-of-240 result is a sample.
- **Glitches:** the PINI result and the generated Verilog assume no glitches.
- **Evidence:** no hardware test; the emitted Verilog is synthesised for area and simulated for function on all twelve programs, but no leakage tool was run on it and it assumes no glitches; a head-to-head against AGEMA and COMPRESS on twelve small programs only, one machine, and the proofs are written by hand rather than machine-checked.

XIV. Conclusion

Compiler optimisers promise to keep a program's meaning, and masked hardware needs more than that. Left to minimise cost, equality saturation turns secure masked circuits into cheaper ones that leak, and with two shares this always happens rather than by chance. Checking security when the circuit is chosen fixes this at the wire level. The designers' own tricks need a second, value-level e-graph, where the circuit must be chosen term by term or through PINI to stay safe. The result, seqc, removes waste where there is some and never returns a leaking circuit, and every verdict has been confirmed independently. **For secure hardware, giving the same answer is not enough: the optimiser must also keep the security.**

Acknowledgment

Portions of the code, scripts and this report were prepared with the assistance of an AI system (Claude, Anthropic). The code and data are available at https://github.com/wizard-28/secureeqsat.

Appendix A
Proofs

Throughout, a secret s is shared as $(s_0, s_0 \oplus s)$ with s_0 uniformly random, and all fresh random bits are independent. A wire leaks if what a probe sees on it (its value, or under glitches everything feeding it) has a distribution that depends on the secrets.

Proof of Proposition 3. (i) R3 merges $\mathsf{refresh}(z)$ into the class of z, so $\mathsf{isw}(z, \mathsf{refresh}(z))$ and $\mathsf{isw}(z, z)$ become the same node. (ii) In $\mathsf{isw}(z, z)$ the wire $z_0 \wedge (z_0 \oplus z)$ equals z_0 when $z = 0$ and 0 when $z = 1$, so it leaks. (iii) In $\mathsf{isw}(z, \mathsf{refresh}(z))$, with $y = (z_0 \oplus r', z_1 \oplus r')$, each product $z_i y_j$ is the AND of two values that, together, are a reshuffled copy of the uniform pair (z_0, r'). It is therefore 1 with probability $1/4$ for either value of z. Every other wire is uniform: the input wires because they are shares, and the rest because each contains the gadget's random bit r exactly once. (iv) With R3 alone, z's class holds z's own nodes plus the refresh loop. A one-node-per-class extraction cannot follow the loop, so both inputs become the same wire and the result is $\mathsf{isw}(z, z)$. (v) Term extraction can follow the loop at one input only, and returns the secure term (cost 14 against 11). □

Proof of Proposition 4. Let w be a leaking wire in the lowering of a piece s of a larger term t. Lowering builds t from its pieces, so the lowering of t contains a wire w' that computes the same function as w, up to renaming its random bits, which does not change any distribution. Everything w' depends on lies inside s, because the rest of t only uses s's outputs. So a probe on w' sees exactly what a probe on w sees, and w' leaks too. The argument only uses this dependency structure, so it also works when the attacker has several probes. As a sanity check we also enumerated every term over two inputs with up to three operators: all 2,204 leaking terms stay leaking in all 26 one-step contexts each (57,304 checks, no counterexample). This is a bounded check, not a machine-checked proof. □

References

[1] M. Willsey, C. Nandi, Y. R. Wang, O. Flatt, Z. Tatlock, and P. Panchekha, "egg: Fast and extensible equality saturation," *Proc. ACM Program. Lang.*, vol. 5, no. POPL, 2021.

[2] Y. Zhang, Y. R. Wang, O. Flatt, D. Cao, P. Zucker, E. Rosenthal, Z. Tatlock, and M. Willsey, "Better together: Unifying Datalog and equality saturation," *Proc. ACM Program. Lang.*, vol. 7, no. PLDI, 2023.

[3] Y. Ishai, A. Sahai, and D. Wagner, "Private circuits: Securing hardware against probing attacks," in *CRYPTO 2003*, LNCS vol. 2729, pp. 463–481, 2003.

[4] H. Groß, S. Mangard, and T. Korak, "Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order," IACR Cryptol. ePrint Arch., Rep. 2016/486, 2016.

[5] G. Cassiers, B. Grégoire, I. Levi, and F.-X. Standaert, "Hardware private circuits: From trivial composition to full verification," *IEEE Trans. Comput.*, 2020.

[6] S. Faust, V. Grosso, S. Merino Del Pozo, C. Paglialonga, and F.-X. Standaert, "Composable masking schemes in the presence of physical defaults and the robust probing model," *IACR TCHES*, vol. 2018, no. 3, pp. 89–120, 2018.

[7] S. Mangard, T. Popp, and B. M. Gammel, "Side-channel leakage of masked CMOS gates," in *CT-RSA 2005*, LNCS vol. 3376, pp. 351–365, 2005.

[8] G. Cassiers and F.-X. Standaert, "Trivially and efficiently composing masked gadgets with probe isolating non-interference," *IEEE Trans. Inf. Forensics Secur.*, vol. 15, pp. 2542–2555, 2020.

[9] D. Suciu, Y. R. Wang, and Y. Zhang, "Semantic foundations of equality saturation," in *ICDT 2025*, LIPIcs vol. 328, 2025.

[10] S. Belaïd, P.-É. Dagand, D. Mercadier, M. Rivain, and R. Wintersdorff, "Tornado: Automatic generation of probing-secure masked bitsliced implementations," in *EUROCRYPT 2020*, 2020.

[11] D. Knichel, A. Moradi, N. Müller, and P. Sasdrich, "Automated generation of masked hardware," *IACR TCHES*, vol. 2022, no. 1, pp. 589–629, 2022.

[12] Q. L. Meunier and A. Taleb, "VerifMSI: Practical verification of hardware and software masking schemes implementations," in *SECRYPT 2023*, pp. 520–527, 2023.

[13] M. Gourjon, M. Orlt, P. Pauls, and A. Treff, "eVer: Universal and automated verification of side-channel security for additive, inner product, polynomial and general code-based masking," IACR Cryptol. ePrint Arch., Rep. 2026/208, 2026.

[14] N. Sarma, A. S. Thakur, and C. Karfa, "MaskedHLS: Domain-specific high-level synthesis of masked cryptographic designs," *IEEE TCAD*, vol. 43, no. 11, pp. 3973–3984, 2024.

[15] A. Treff, P. Pauls, M. Orlt, and M. Gourjon, "superVer: Verifying probabilistic independence of systems of expressions using equality saturation," work-in-progress abstract, *EGRAPHS 2024*, 2024.

[16] J. Feldtkeller, D. Knichel, P. Sasdrich, A. Moradi, and T. Güneysu, "Randomness optimization for gadget compositions in higher-order masking," *IACR TCHES*, vol. 2022, no. 4, pp. 188–227, 2022.

[17] G. Cassiers, B. Gigerl, S. Mangard, C. Momin, and R. Nagpal, "Compress: Generate small and fast masked pipelined circuits," *IACR TCHES*, vol. 2024, no. 3, pp. 500–529, 2024.

[18] N. Sarma, T. Patidar, N. Brahamanya, and C. Karfa, "TETRIS: Automated design space exploration of randomness–latency trade-offs in masked hardware," IACR Cryptol. ePrint Arch., Rep. 2026/1306, 2026.

[19] G. Barthe *et al.*, "MaskVerif: Automated verification of higher-order masking in presence of physical defaults," in *ESORICS 2019*, pp. 300–318, 2019.

[20] G. Barthe, S. Belaïd, F. Dupressoir, P.-A. Fouque, B. Grégoire, P.-Y. Strub, and R. Zucchini, "Strong non-interference and type-directed higher-order masking," in *ACM CCS 2016*, pp. 116–129, 2016.

[21] D. Knichel, P. Sasdrich, and A. Moradi, "SILVER – Statistical independence and leakage verification," in *ASIACRYPT 2020*, LNCS, pp. 787–816, 2020.

[22] C. Chen, G. Hu, D. Zuo, C. Yu, Y. Ma, and H. Zhang, "E-Syn: E-graph rewriting with technology-aware cost functions for logic synthesis," in *Proc. DAC*, 2024, arXiv:2403.14242.

[23] Dilip Kumar S. V., B. Gierlichs, and I. Verbauwhede, "A graph-theoretic framework for randomness optimization in first-order masked circuits," IACR Cryptol. ePrint Arch., Rep. 2025/2102, 2025.

[24] D. S. Koblah, D. M. Mehta, N. Poch, M. Hashemi, F. Ganji, and D. Forte, "Lightweight masked hardware gadgets through verification-aware optimization," IACR Cryptol. ePrint Arch., Rep. 2025/1190, revised Aug. 2026, preprint (first posted as "Towards AI-driven optimization of robust probing model-compliant masked hardware gadgets using evolutionary algorithms").

[25] N. T. Courtois, D. Hulme, and T. Mourouzis, "Solving circuit optimisation problems in cryptography and cryptanalysis," preprint hosted by the IMA, 2011.

[26] F. Oberhansl, T. Stelzer, and M. Schink, "New study on the synthesis of cryptographic hardware implementations," Fraunhofer AISEC, commissioned by the BSI, Nov. 2024.