


EE-301: Course Project



Objective: Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice or Cadence and Magic/Cadence tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

The target specifications for designing the cascode amplifier are as follows:

- VDD = 1.8 V
- AV = 20 V/V
- Power dissipation (PD) < 5 mW
- Load Capacitance (CL) = 1 pF
- Unity Gain Bandwidth (UGB) > 500 KHz.

LTspice Schematic(180nm):




Fig: Block diagram of cascode amplifier with other blocks




Fig: Circuit for beta multiplier circuit




Fig: Circuit for cascode current mirror




Fig: Circuit for cascode amplifier




Fig. Complete circuit

Calculations(180nm):

180nm Calculation: NMOS LunCox = 350.8 MA/V2 PMOS un Cox = 71.2 MA/V2 VDD = 1.8 V Av = 20 /v = gm Rout Load capacitance = 1 pF . Unity Gain Bandwidth > 500 KH2 For easier calculation assume futoff = 1.5915MH2 by using f = TRILL => Rout= 100KH2 => gm = 200 US we know that gm = LinCox, W (Vas-V+n) - 1 Assume Vds = 200 mV V4 = 0.5 V For saturation Vds > Vqs-Vt - 11

using (1) and (1) and provided data

also Uq < 0.7

But got proper output on Va = 0.640

Id = un(oxx & U (Vas-UTH)2

For M2

Using Id equation and Id Value
Obtained above

$$\frac{\omega}{L} \ge 3.4$$
 for sahurah'an

for Both Mos re T's getwosed appropriate value to obtain required appropriate value all in equalities.

for Mq

for satiration

Vco > Usq- |V+n|

Vs=1.8 Vd=1.6

E) [Va>1.10]

Id = Mn Cox w (Vsa-14A)

and for Id = 24 MA and for saheration

2 417

too M3

for sahuation

Vsd > Usq - Vtn /

Vg >0.9

from Id equation and value

For sahurahion

世にり

Schoosed appropriate w/L ratio to Obtain required gain considering all in equalities We need to adjust V_{bias1} , V_{bias2} and V_{bias3} for MOSFETs to work in saturation region and required gain, I adjusted W/L ratios in Cascode current mirror circuit's MOSFETs to get proper biased voltage.

 $V_{bias1}=1.00V$

V_{bias2}=903.14mV

 V_{bias3} =799.31mV

Vin=0.640V (DC Bias), Vac=20 mV, f=1.5915 MHz




Fig: Above mentioned Biased Voltages

Output(180nm):





Fig: V_{in} (Blue) and V_{out} (Green)

Output Voltage Swing: (1.17to 0.19) V = 0.98V

Amplitude of Swing= 0.49 V

Gain=27.7dB

LTspice Schematic(22nm):



Calculations:

For x22 nM Lincox = 100 MA/02 PMOS Lin(ox= SOLIA/02 Uty = 8003 6800 good 0.5 V cinity gain Bandwidth > 500 kHz Assumed toutoff = 1,5915 & MHZ Rout = 100 KHz (f= 27 Couse) (= IPF =) gm = 200 US for gain = 20 1/v gm= lincox w (vgs-vgn)2-0 Also Assume l'as = 0.20 V4=0.50 For MI schurchion region Vds >Vas - Ut - (1) VG < 0.7 V

For
$$M_2$$
 $V_{ds} > V_{qs} - V_{m} \implies Sahuahon$
 $0:2 > V_{q} - 0:2 - 0:5$
 $V_{q} < 0:9$

Gor M_4
 $V_{s} = 0:8$
 $V_{q} = 0:6$

For cahuahon

 $V_{sd} > V_{sq} - 1v_{t}$
 $0:2 > 0:8 - V_{q} - 0:5$
 $V_{q} > 0:1$

For M_3
 $V_{s} = 0:6$, $V_{d} = 0:4$

For sahuahon $\implies V_{q} > 0:1$

For beta multiplier and cascode current mirror circuits I kept W/L as same as given in problem. Most Of the calculation are same as 180nm for W/L ratios so I


kept it same and modified where its required. I kept same frequency hence got same gm.

 V_{bias1} =130.69mV


V_{bias2}=166.36mV

 V_{bias3} =497.78mV

Vin=0.640V (DC Bias), Vac=20 mV, f=1.5915 MHz



Output:



V_{out} (DC Part) =410.16mV Gain=410.16/20=20.51 or 26.23dB