

5조

202210 정지현

2019104054 차동훈

기존 Clock

```
Library(s) Used:
  sky130_fd_sc_hd__tt_025C_1v80 (File: /home/dice05_2/dice/lib/db/sky130_fd_sc_hd__tt_025C_1v80)


Number of ports:          1965
Number of nets:           5191
Number of cells:          3503
Number of combinational cells: 3141
Number of sequential cells:  154
Number of macros/black boxes: 0
Number of buf/inv:        854
Number of references:      7

Combinational area:      13352.806051
Buf/Inv area:            3205.574299
Noncombinational area:   3853.696026
Macro/Black Box area:    0.000000
Net Interconnect area:   undefined (No wire load specified)


Total cell area:         17206.502076
Total area:              undefined
1
```

Project1에서 설계한 Digital Clock의 경우 합성 결과 면적이 너무 커 Clock을 다시 설계하였다.


기본 Clock




추가 기능1: Stopwatch



추가 기능2: Timer



추가 기능3: Summer Time



PPA

The image displays three sequential screenshots of the Xilinx Vivado IDE, illustrating the implementation and power analysis of a digital circuit.

Top Left Screenshot: Shows the "Implementation Summary" window. The "Data arrival time" is 0.00, and the "clock MAIN_CLK (rise edge)" is 10.00. The "data required time" is 9.86, and the "data arrival time" is 4.23. The "slack (MET)" is 5.63. The "dc_shell" window shows the command "report_area".

Top Right Screenshot: Shows the "Report Area" window. The "Report : area" is 964.675170. The "Design : ClockTop" is 5:2021.06.SP4. The "Date : Wed Jun 19 23:12:51 2024". The "Library(s) Used:" is sky130_fd_sc_hd_tt_025C_1v80 (File: /home/dice05_1/dice/lib/db/sky130_fd_sc_hd_tt_025C_1v80_edu.db).

Bottom Left Screenshot: Shows the "Power Analysis" window. The "Operating Conditions: tt_025C_1v80" and "Library: sky130_fd_sc_hd_tt_025C_1v80". The "Wire Load Model Mode: top". The "Global Operating Voltage = 1.8". The "Power-specific unit information:" shows "Voltage Units = 1V", "Capacitance Units = 1.000000pF", "Time Units = ns", "Dynamic Power Units = mW (derived from V,C,T units)", and "Leakage Power Units = nW". The "Cell Internal Power = 555.9114 uW (97%)", "Net Switching Power = 19.6274 uW (3%)", "Total Dynamic Power = 575.5380 uW (100%)", and "Cell Leakage Power = 4.6642 nW".

Bottom Right Screenshot: Shows the "Power Group" table, which details the power consumption of various components. The table includes columns for "Power Group", "Internal Power", "Switching Power", "Leakage Power", "Total Power", and "Attr". The "Total" row shows a total power of 0.5755 mW.

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attr
io_pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	(0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	(0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	0.5465	5.4708e-03	1.8037	0.5519	(95.99%)	
(0.00%)						
(4.10%)						
Total	0.5559 mW	1.9627e-02 mW	4.6642 nW	0.5755 mW		