5조


202210 정지헌 2019104054 차동훈


기존 Clock

```
Library(s) Used:
    sky130 fd sc hd tt 025C 1v80 (File: /home/dice05 2/dice/lib/db/sky130 fd sc hd tt 025C 1v
Number of ports:
                                         1965
Number of nets:
                                         5191
Number of cells:
                                         3503
Number of combinational cells:
                                         3141
Number of sequential cells:
                                         154
Number of macros/black boxes:
                                           0
Number of buf/inv:
                                         854
Number of references:
Combinational area:
                                 13352.806051
Buf/Inv area:
                                 3205.574299
Noncombinational area:
                                  3853.696026
Macro/Black Box area:
                                    0.000000
                           undefined (No wire load specified)
Net Interconnect area:
Total cell area:
                                 17206.502076
Total area:
                            undefined
```


Project1에서 설계한 Digital Clock의 경우 합성 결과 면적이 너무 커 Clock을 다시 설계하였다.

기본 Clock







추가 기능1: StopWatch




추가 기능2: Timer



추가 기능3: Summer Time



PPA



X U X server Exit