

HW#5 디지털 회로 설계 및 VHDL 2015/04/02 n 박정민

```
module counter_4bit (
    output reg [3:0] Q,
    output reg C_out,
    input [3:0] I,
    input clk, clr_n, load, count
);
```

always @ (posedge clk, negedge clr_n)

if (~clr_n) Q <= 4'b0000; C_out <= 1'b0;

else

if (load) Q <= I;

else

if (count)

if (Q == 4'b1111) Q <= 4'b0000; C_out <= 1'b1;

else Q <= Q + 4'b0001;

else Q <= Q;

endmodule

6y =

begin
end