
```
2010 - 2 - mid term 2015/04 027 45-2121
                                                      ex)
  1,9.63 = 26-1 + integer 16:E
                                                             0111111 66it +161+
                                                             0 11111) 64:6 +1210
      5:gn => 16: (MSB)
                                                          0 1000000 1610+ nbit
     0. _ _ = ) decimal 3 bit
                   I bit for preventing overflow
                            ( carry, bit extension)
                     11 b: = = // of two adders
                               are required
 b.
   To calculate to nth decimal point \Rightarrow x2^{0}+2^{0}
  (23.96)_{10}^{2} = 23 + 0.96 = 23 + 6.93 + 2^{3} = 23 + 6 + 2^{3}
                      = (00010111.110)2 (:1162t)
  (34.812) 10= 34 to.812 = 34 + 6.412:23 = 34+11:23
             = (00 1000 10.111) 2. 2'5 complement
(-34.812)_{10} = (11011101.001)_{2}
   (31.25) 10 = 31+0.25 = 31+2+23
             = 1000 11111.010)2 2's complement
(-31.25)10= (11100000.110)2
(56.125/10 = 56+0.125 = 56+1+2)
              = (00111000.001)2
                                               -31.25 - (-56.125)
                                                 = -21.25+56.125 = 24.875
  1) 23,76-34,8172 = -11.112
      11 of full adders (11615)
                                           111100000.110 (-31.26)10
                                         + 00111000.001
                                                               (+56,125)10
       000 10111. 110 (23,76) 10
                                        (1):00011000.111
     + 11011101.00 (-34.972)10
      [1 1 1 10 100.111] 2. 22's complement
                                      d: 5 card
                                       end carry
                                              (000 11000. 111) 2 = (24. 875)10
     (00001011.001)
     = 11.125.
 ( (111 0100 . 111) 2 = -11.125
   It has discrepency with calculation
   in decimal and binary
   This is because During the conversion from
   decimal to binary decimal number were
    rounded to in tegers, and 3 six binary decimal Number only can be represented by 0.125 size
```




```
2. Pata-Flow modeling
 module del. 2 (
   output [013] Y
          B, A, ENI, ENZ-Prime
 );
           YCO] = ~ (~B & ~ A &, ENI & ~ ENZ- Prime),
   055 !gn
           YCI] = ~ (~B&A& ENI&~ ENZ-Prime),
           Y[2]=~(BQ~A&ENI&~ENZ.prime),
           YC3]= ~ ( B& A& ENI& ~ ENZ_ Pr!me);
 end module
3. Behavioral modeling
 module dec-2 (
   output reg Col3] Y,
   input B, A, ENI, ENZ-prime
 );
    always (a) (B,A, ENI, EN2-Prime)
      case ( { ENI, ENZ-Prime, B,4})
         4'6 1000 : Y = 4'60111;
         4'61001: 1= 4'61011;
         4'5 1010; 1 = 4'5 1101;
         46 1011 ! Y = 4/6 1110)
         default ! Y = 4/6/111;
      endcase
   end module
3. f(x, y, z) = x'y'z + y'z + x('z+x y'z'
      input: X, Y, Z
      output: f
      literal - a variable or its complement
 b.
  C. Product term - one or more literals connected by AND(.)
       x'y'z, y'z, x'z, xy'z'
       414
  d. canonital sop- sum of minterni
     -X. minterm- a product term that includes all the variable
                     elther complement or not
```

solution 1 x'y 'z + y'z + x'z + x y'z ' = x'y'z + (xrx')y'z + x'(yty') & + x y'z' (xtx'= 1) = x'y'z + xy'z + x'y'z + x'yz + x'y'z + xy'z' = x'y'z+ xy'z+ x'yz+ xy'z' ('' >c+x=x) Solution 2 >('y'z =) 001 =1 f = I (1,3,4,5) xy'z'=> 100 =>4 = x'y'z + x'yz+ xy'z'+ xy'z y'z => (001 =) 1,5 x \$2 00 01 11 10 x'z => 1001 => 1,3 minterm (:(d)- definition) е. x'y'z, xy'z, x'yz, xy'z' g. (anon!(a) pos - productof maxterm f = I(1,3,4,5) = T(10,2,6,1) = (x+y+z)(x+y'+z)(x+y'+z)(x+y'+z') x: f = x'y'z+y'z+x'z+xy'z' h. Using K-map in (d) = x'z(|ty') + xy'(]tz') marked * = EPI: x'Z, x'y' = x'z+xy' PI : x'2, x(y', y'z f(x, y, z) = EPI (+ PI) = >('z+xy' EPI! x'z, xy' Following h PI! x'Z, xy', y'2 += x'z+x'y' = ((x'z+x'y'))= ((x'z)'.(3'x))' = 1 (= (x+=)() (ty') (: K-map o) = ((x+z)'+(x'+y')')'

```
4. Latch -) out put changes as input changes (non-clocked memory)
   1=1:p-Flop-) out put changes as clockedge (Gocked memory)
                                       ( Shortly alter)
                                       ( clock transition)
  4 Kinds of FIIP-Plop( RS, D, JK, T), Characteristic table, K-map
        excitation table, verilog(Behavioral modeling) (asynchronous reset)
        c assume Filp- Flop is positive tria sered
   RS FI:P-FIOP
                                                   K-map
     CLK RS | &(ttl) (characteriseic table)
                                                  RS 00 01 11 10
                  0
                  a
      1
      1
                 Q (No Change)
          0 0
                    (5et)
          01
                    ( Reset)
                                                  aleti) = STR'Q
          10
                Ò
              1 - or? [: llegal input)
          11
                      (unpresidentle)
                                               module RSFF (
                                                 output reg Q,
                                                  input S, R, CIK, rst
     excitation table
                                                Always ( Posedge clk, negedge rst)
      a(6) a(611) | 5 R
                              no change oo
                                                  ! f (~rst) Q ← 1'b0; // !f(rst==0)
                            1 Reset 01
                     o X
              0
                           - 58E 10
                                                   else (ase (55,R?)
                     10
              1
         0
                           - Reset 01
                                                   2'600: Q ← Q ;
                    0 |
             0
                                                   2'bol: Q = 1'bo;
                            - no change 00
                     X D
                                                   2'b10! a = 1'b1;
                                                    2'b11: Q (= 1'b7; // High Impedence
                                                   endease
                                                end modult
          or
              always & ( posedge clk, negedge rst)
              !f(~ rst) a (= 1'60;
              else begin
                11(5]=R) hegin
                // s=1,R=0 or 5=0,R=1
                   Q (= 5)
                eise (f(s==1 && R==1) begin
                   Q = 1 16 2;
```

end.



T-FI:P Flop Characteristic table K-map CLK T | Q(tt) 9 alth)= Ta'+ T'a 1 1 (no change) = T # 9 Q' ((omplement) module TFF (PXC! Eacl on Table output reg Q: Ţ ale) aleti) input T, Clk, rst); 0 0 01 wire Di assign D = TA; 10 DFF DI(Q, D, (IK, rse); 1 1 end module. JKFF (Q, T, T, Clk, rst); always @ (posedge clk, negedge rst) 1f(~rst) & = 1'bo; else begin :+(~T) a ← ~a; d'agram -) state equations > state table > state d'agram circult Analysis 5. c moore machine y = AB output is a function of the present state only) T= 132 D = X BIE+1) = X A(61) = A(6) AT = A(6)(BX) + A'(6) BX = A(E) B(E) + A(E) X'+ A'(E) B(E) X. asynchronous re set ReseL


CLK

$$\times$$
: $A \oplus B \Rightarrow$ \times or $\{5, 1, 0\}$ when the number of 1 input !s odd

A $\oplus B \times \{A = 0, B \times = 1 = 0\}$ | 0 0 | 0 | 0 |


State table

Present	36964	11946	next	Stabe	output
A (←)	B(+)	X	Aleti)	13(611)	K
0	0	0	O	0	0
0	0	1	ò	L :	0
0	1	0	0	0	O
0	1	1	1	1	0
1	0	O	1	0	0
1	0	Ī	I	1	0
1	ı	0	1	0	1
1	1	1	0	1	. 1 .



Positive toge Erigger and asynchronous reset

moore model



end module