Chap. 6 Registers and Counters

6-1 Registers

Register: a group of FF's or a group of binary cells F-F 20132 1/2 suitable for holding binary information
*n-bit register = a group of n FF's + control gates

control <u>when and how</u> new information is transferred into the register

<u>Counter</u>: a register that goes a predetermined sequence of states upon the application of input pulses

gates in a counter control counting sequence

module: Register量 Bot岩 汉

parallel : 두개 이방 loading : 생동다

<u>Simple example</u>:





Fig. 6-1 4-Bit Register



Register with parallel load

<u>loading</u>: transfer of new information into a register

parallel loading: simultaneous loading to all the bits of register with a single CP

clock Pulse

loading control by

- master clock (CP) Method **I**
- separate control signal (CTL) to specify a particular register Method I

Method I

new_CP <= <u>clk and CTL</u>


gate produces t_{pd}

--> this may throw the system <u>out of synchronism</u>

Method II (recommended)

apply CP directly to all FF's

and control the operation of the register with other inputs



Load low: 71321 ENOISH CHAM25

4

Method II example Load — A_0 - not with CP - controls loading $-A_{1}$ $-A_2$ > C* Check the FB connection in each FF, because of no "no change" input in DFF - A3

Fig. 6-2 4-Bit Register with Parallel Load


Digital Design Ch.6

Clock -

6-2 Shift Registers

: registers capable of shifting its binary information to the right or to the left.


The simplest



How to control shift?

- shift only with certain pulses

method I or II of 2 pages before






Fig. 6-4 Serial Transfer from Register A to register B


Table 6-1 *Serial-Transfer Example*

Timing Pulse	Shift	t R	egi	ster A	Shift	Re	gis	ter B
Initial value	1	0	1	1	0	0	1	0
After T_1	1	1	0	1	1	0	0	1
After T_2	1	1	1	0	1	1	0	0
After T_3	0	1	1	1	0	1	1	0
After T_4	1	0	1	1	1	0	1	1

Serial vs. parallel transfer

serial : one bit at a time, single input and output \rightarrow less hardware parallel : all bits at a time, several inputs and outputs \rightarrow fast

Serial Adder



Parallel adder vs. serial adder

	parallel	serial
register	0 (or reg w/ p-load)	shift reg w/p-load
# of full adder	n (for n-bits)	1
carry FF	0	1
circuits	combinational	sequential

^{* &}quot;reg w/ p-load" stands for "register with parallel load"

Design of serial adder using a state table

- assume that we have registers for augend and addend
- Naming:

SO from augend register
$$x$$
 addend y y FF for storing carry y y output; sum y

- Excitation table (If DFF is used, the result is Fig. 6-5)

Table 6-2 State Table for Serial Adder

Present State	Inputs		Next State	Output	Flip-Flop Inputs		
Q	X	y	Q	S	JQ	K _Q	
0	0	0	0	0	0	X	
0	0	1	O	1	0	X	
0	1	0	O	1	0	X	
0	1	1	1	0	1	X	
1	0	0	0	1	X	1	
1	0	1	1	0	X	0	
1	1	0	1	0	X	0	
1	1	1	1	1	X	0	




Fig. 6-6 Second form of Serial Adder

Universal Shift Register

Shift register with shift-left, shift-right, parallel load, parallel output capability and clear control

Operation mode selection

Table 6-3Function Table for the Register of Fig. 6-7

Mode	Control	
S ₁	So	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load

HDL coding HW




Fig. 6-7 4-Bit Universal Shift Register

6-3 Ripple Counter

: register that goes through a prescribed sequence of states

ripple counter -- uses FF output as trigger signal for the next FF synchronous counter




Fig. 6-8 4-Bit Binary Ripple Counter

BCD ripple counter

decade counter





Fig. 6-9 State Diagram of a Decimal BCD-Counter

Timing diagram?






Fig. 6-10 BCD Ripple Counter







Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter



 $a\ common\ clock$ triggers all the flipflops

Binary counter





14160

161

Fig. 6-12 4-Bit Synchronous Binary Counter





Fig. 6-13 4-Bit Up-Down Binary Counter



Digital Design

Fig. 6-14 4-Bit Binary Counter with Parallel Load

BCD counters with the one in Fig. 6-14




Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

6-5 Other Counters

Modulo-N counter (divide-by-N counter) a counter that goes through a repeated sequence of N states

Applications

- counting
- used to generate timing signals for digital systems

Counter with unused states


- may treat them as "don't care" or assign specific next states
- need to check whether it eventually goes into one of the valid states


Design Example (counter with unused states)

Table 6-7State Table for Counter


	rese Stat			Nex Stat	100	1	Flip-	Flop	Inp	uts	
Α	В	С	A	В	С	JA	K _A	J _B	K _B	Jc	Kc
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	\mathbf{X}	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X


HW 3, 2, 5, 1, 0, 7, 3, ...의 순서를 반복하는 counter를 설계하라








(111)











Next states for unused states?






Fig. 6-16 Counter with Unused States

Timing signals

How to transfer 32 bits data over 8 bits bus?

Requires timing signals that make one enable at a time





Tristate buffer




FIGURE 4-29 a Three-State Buffer

b23
b15

b7

Timing 1 T2

Generator 2 T1

T1

T0

- p7

HW: Tristate buffer 대신 OR 또 는 AND gate 를 사용하려면?

Multiplexers with Three-State Gates

Digital Design Ch.6 26

b31-





Fig. 6-17 Generation of Timing Signals

Johnson Counter

; useful in generating timing signals (2n distinguishable states with n FF's) switch-tail ring counter



(a) Four-stage switch-tail ring counter

Disadvantage? How to solve? read textbook

Sequence	Fli	p-flop	outpu	ıts	AND gate required
number	\overline{A}	В			for output
1	0	0	0	0	A'E'
2	1	0	0	0	AB'
3	1	1	0	0	BC'
4	1	1	1	0	CE'
5	1	1	1	1	AE
6	0	1	1	1	A'B
7	0	0	1	1	B'C
8	0	0	0	1	C'E

(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

Comparison

Assume that 2ⁿ timing signals

1. Ring counter

2. Counter and decoder


n bit counter and n-to2ⁿ decoder (2ⁿ n-input AND gates)

3. Johnson counter and decoder

$$2^{(n-1)}$$
 FF's + 2^n 2-input AND gates

disadvantage: once it gets into an unused state, it will stay out of used states

How to solve? $D_C=(A+C)B$



```
//HDL Example 6-1
//----
//Behavioral description of Universal shift register
// Fig. 6-7 and Table 6-3
module shftreg (s1,s0,Pin,lfin,rtin,ACLK,Clr),
                          //Select inputs
  input s1,s0;
  input lfin, rtin;
                          //Serial inputs
  input CLK,Clr;
                            //Clock and Clear
  input [3:0] Pin;
                           //Parallel input
  output [3:0] A;
                           //Register output
  reg [3:0] A;
  always @ (posedge CLK or negedge Clr)
   if (\simClr) A = 4'b0000;
                              OM WHEL SOM CIT
   else
    case (\{s1,s0\})
     2'b00: A = A;
                           //No change
     2'b01: A = \{rtin, A[3:1]\}; //Shift right
     2'b10: A = \{A[2:0], lfin\}; //Shift left
     2'b11: A = Pin:
                           //Parallel load input
     endcase
endmodule
```

```
//HDL Example 6-3
//----
//Binary counter with parallel load
//See Figure 6-14 and Table 6-6
module counter (Count, Load, IN, CLK, Clr, A, CO);
 input Count, Load, CLK, Clr;
 input [3:0] IN;
                         //Data input
 output CO;
                        //Output carry
 output [3:0] A;
                         //Data output
 reg [3:0] A;
 assign CO = Count & \simLoad & (A == 4'b1111);
 always @ (posedge CLK or negedge Clr)
  if (\simClr) A = 4'b0000:
  else if (Load) A = IN;
  else if (Count) A = A + 1'b1;
  else A = A;
                        // no change, default condition
endmodule
```