

Design LD Driver

Design LD Driver with

- 1 12-bits binary counter L_Out (Predefined value of L_out is 2000)
- 1 11-bits binary counter Counter_1000
- 2 External input(main input) SW_ON, LD_ON
- 1 Flip-Flop LD_ON_reg
- 1 Master Clock 100MHZ (period = 10ns)

Operation

/*

If design the circuit which satisfy the condition that take 10 seconds to fully increase, it takes too long time to simulate it, so I scale it down to 10ms. If you want to design the circuit acting like original assignment condition, just count $10e^6$. It means change the condition that on state S1, if Counter == 999999 then increase L_out, and on state S2, if Counter == 499999 then decrease L_out.

However it is not efficient that storing $10e^6$ decimal because it requires a lot of bits. Another way to count $10e^6$ more efficient is design asynchronous counter. But in condition all register operates by master clock edge, it is not proper with given condition.

*/

If SW_ON=1, initiate the system operation by clearing L_out and Counter_1000 then
If LD_ON=1, start increasing L_out by counting Counter_1000.

If Counter_1000 == 11'd999, L_Out \leftarrow L_out + 2

Else Counter_1000 \leftarrow Counter_1000 + 1'b1

L_out increase linearly and time to fully increase is 10ms. when L_out reaches 2000, stop increasing , keep its value before SW_ON or LD_ON change to 0.

If LD_ON = 0, start decreasing L_out value to twice about the rate of increase, and stop when L_out becomes less equal than 1. (maintain the system switch on which means that remain the state on S2)

During increasing or decreasing, if LD_ON switches to opposite value, increase or decrease value from that time and the rate of increase or decrease is same as before that we designated.

If SW_ON = 0 after on any state except initial, change value of LD_ON to 0 (For this reason, we need to declare reg type LD_ON_reg to store LD_ON) and decrease L_out

value to twice the rate of increase, finally stop the system. On this state, operation is independent of LD_ON.

If SW_ON=1, LD_ON=0 on initial state, the operation cycle repeats by clearing I_out and Counter_1000.

If SW_ON = 0 on initial state, the system remains in the initial state

States


initial state : S_0

increase I_out : S_1

decrease I_out : S_2

keep I_out : S_3

State diagram



Register Transfer Operation

S0 : LD_ON_reg \leftarrow LD_ON

if (SW_ON) then I_out \leftarrow 0, Counter_1000 \leftarrow 0

S1 : if (SW_ON)

then LD_ON_reg \leftarrow LD_ON

if (LD_ON_reg)

if(I_out < 2000)

if(Counter_1000 == 999) then I_Out \leftarrow I_out+ 2, Counter_1000 \leftarrow 0

else then Counter_1000 \leftarrow Counter_1000+ 1'b1

else then Counter_1000 \leftarrow 0

else then LD_ON_reg \leftarrow 1'b0

S2 : if (SW_ON)

then LD_ON_reg \leftarrow LD_ON

if (LD_ON_reg) then Counter_1000 \leftarrow 0

else

if(I_out > 1)

if(Counter_1000 == 499) then I_Out \leftarrow I_out-2, Counter_1000 \leftarrow 0

else then Counter_1000 \leftarrow Counter_1000+ 1'b1

else then LD_ON_reg \leftarrow 0

if(I_out > 1)

if(Counter_1000 == 499) then I_Out \leftarrow I_out-2, Counter_1000 \leftarrow 0

else then Counter_1000 \leftarrow Counter_1000+ 1'b1


S3 : if (SW_ON)

then LD_ON_reg \leftarrow LD_ON

if (LD_ON_reg = 0) then Counter_1000 \leftarrow 0

HW#10_ASM_Chart

JungJin Park | November 19, 2019



Verilog


```
1 module LD_Driver_v_jin(  
2     output reg [11:0] I_out,  
3     input SW_ON, LD_ON,  
4     input CLK, Clrn  
5 );  
6     reg [10:0] Counter_1000; //counter using for check 10ms  
7     reg LD_ON_reg;  
8     reg [1:0] pstate, nstate;  
9  
10    //Encode the states  
11    parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;  
  
12    //state transition  
13    always @(posedge CLK, negedge Clrn) begin  
14        if(~Clrn) begin  
15            pstate <= S0;  
16            I_out <= 12'b0;  
17            Counter_1000 <= 11'b0;  
18        end  
19        else begin  
20            pstate <= nstate; //clocked operation  
21            case(pstate)  
22            S0:  
23                begin  
24                    LD_ON_reg <= LD_ON;  
25                    if(SW_ON) begin  
26                        I_out <= 12'b0;  
27                        Counter_1000 <= 11'b0;  
28                    end  
29                end  
30            S1:  
31                begin  
32                    if(SW_ON) begin  
33                        LD_ON_reg <= LD_ON;  
34                        if(LD_ON_reg) begin  
35                            if(I_out < 12'd2000) begin  
36                                if(Counter_1000 == 11'd999) begin  
37                                    I_out <= I_out+2'b10;  
38                                    Counter_1000 <= 11'b0;  
39                                end  
40                                else Counter_1000 <= Counter_1000+1'b1;  
41                            end  
42                            end  
43                        else Counter_1000 <= 11'b0;  
44                    end  
45                    else LD_ON_reg <= 1'b0;  
46                end  
47            end  
48        end  
49  
50        S2:  
51        begin  
52            if(SW_ON) begin  
53                LD_ON_reg <= LD_ON;  
54                if(LD_ON_reg) Counter_1000 <= 11'b0;  
55            else begin  
56                if(I_out > 1'b1) begin  
57                    if(Counter_1000 == 11'd499) begin  
58                        I_out <= I_out+2'b10;  
59                        Counter_1000 <= 11'b0;  
60                    end  
61                    else Counter_1000 <= Counter_1000+1'b1;  
62                end  
63            end  
64            end  
65        else begin  
66            LD_ON_reg <= 1'b0;  
67            if(I_out > 1'b1) begin  
68                if(Counter_1000 == 11'd499) begin  
69                    I_out <= I_out+2'b10;  
70                    Counter_1000 <= 11'b0;  
71                end  
72                else Counter_1000 <= Counter_1000+1'b1;  
73            end  
74            end  
75        end  
76        S3:  
77        begin  
78            if(SW_ON) begin  
79                LD_ON_reg <= LD_ON;  
80                if(LD_ON_reg) begin  
81                    Counter_1000 <= 11'b0;  
82                end  
83            end  
84            end  
85        end  
86        endcase  
87    end  
88  
89    always @(SW_ON, LD_ON_reg, pstate, I_out, Counter_1000) begin  
90        case(pstate)  
91        S0:  
92            begin  
93                if(SW_ON & LD_ON_reg) nstate <= S1;  
94                else nstate <= S0;  
95            end  
96        S1:  
97            begin  
98                if(I_out >= 12'd2000) nstate <= S3;  
99                else begin  
100                    if(SW_ON & LD_ON_reg) nstate <= S1;  
101                    else nstate <= S2;  
102                end  
103            end  
104        S2:  
105            begin  
106                if(SW_ON) begin  
107                    if(LD_ON_reg) nstate <= S1;  
108                    else nstate <= S2;  
109                end  
110                else  
111                    if(I_out <= 1'd1) nstate <= S0;  
112                    else nstate <= S2;  
113                end  
114            end  
115        S3:  
116            begin  
117                if(SW_ON & LD_ON_reg) nstate <= S3;  
118                else nstate <= S2;  
119            end  
120        endcase  
121    end  
122 endmodule
```

Testbench

```
1 `timescale 1ns/1ns
2 module LD_Driver_v_tb_jin;
3
4 integer outfile;
5 integer i; //index used in "for" loop
6 reg CLK, Clrn;
7 wire [11:0] I_out;
8 reg SW_ON, LD_ON;
9
10 initial begin
11     //file open
12     outfile = $fopen("~/Digital_Design/Assignment_10/LD_Driver_v_jin/output_files/Assignment_10_data.txt");
13 end
14
15
16 initial begin
17     #20E6 $finish;
18 end
19
20
21 initial
22 begin
23     CLK <= 1'b0;
24     Clrn <= 1'b0;
25     SW_ON <= 1'b1;
26     LD_ON <= 1'b1;
27     #20 Clrn <= 1'b1; // reset two clock edge
28     #11E6 LD_ON <= 1'b0; //start decreasing
29     #2E6 LD_ON <= 1'b1; //again start increasing
30     #1E6 SW_ON <= 1'b0; //turn off the switch
31     #4E6 SW_ON <= 1'b1; //again switch on
32 end
33
34 always #5 CLK <= ~CLK; //clock generator
35
36 LD_Driver_v_jin M1 (.I_out(I_out), .SW_ON(SW_ON), .LD_ON(LD_ON), .CLK(CLK), .Clrn(Clrn));
37
38 always @(I_out) begin
39     $monitor("I_out = %d, time = %0d", I_out, $time);
40
41     $fdisplay(outfile, "I_out = ");
42     for(i=0; i<12; i=i+1) begin
43         $fdisplay(outfile, "%d", I_out[i]);
44     end
45     $fdisplay(outfile, " time = %0d\n", $time);
46
47 end
48
49 initial begin
50     $fclose(outfile);
51
52     //wait and then stop the simulation
53     #100;
54 end
```

RTL Simulation

1) Increasing I_out



SW_ON = 1


LD_ON = 1

LD_ON_reg = 1

State : S1 (01)

I_out increase in 2 unit time blocks

2) Keeping I_out



SW_ON = 1


LD_ON = 1

LD_ON_reg = 1

State : S3 (11)

Keeping I_out (from 10ms)

3) Decreasing I_out



SW_ON = 1


LD_ON = 0

LD_ON_reg = 0

State : S2 (10)

I_out decrease in 1 unit time block

4) Increasing I_out again



SW_ON = 1


LD_ON = 1

LD_ON_reg = 1

State : S1 (01)

I_out increase in 2 unit time blocks again

5) Switching Off



SW_ON = 0


LD_ON = 1

LD_ON_reg = 0

State : S2 (10) (decreasing I_out first)

I_out decrease in 1 unit time block

6) After end of decreasing, system is on initial state



SW_ON = 0


LD_ON = 1

LD_ON_reg = 1

State : S0 (00) (initial state)

Stay on initial state

7) Restart



SW_ON = 1

LD_ON = 1

LD_ON_reg = 1

State : S1 (01)

I_out increase in 2 unit time blocks