



# Static CMOS Gates

$$F = \overline{(A+B).(C+D)}$$




# Generic Static CMOS Gate





- For every set of input logic values, either pullup or pulldown network makes connection to  $V_{DD}$  or GND
  - If both connected, power rails would be shorted together
  - If neither connected, output would float (tristate logic)

# NAND Gate




- When both A and B are high, output is low
- When either A or B is low, output is high

# NOR Gate



- When both A and B are low, output is high
- When either A or B is high, output is low

# NAND Gate Layout



# Methodical Gate Building

- Goal is to create a logic function  $f(x_1, x_2, \dots)$ 
  - must be inverting for single level of CMOS logic
- Pull up network should connect output to  $V_{DD}$  when  $f(x_1, x_2, \dots) = 1$
- Pull down network should connect output to GND when  $\bar{f}(x_1, x_2, \dots) = 1$
- Because PMOS is conducting with low inputs, useful to write pullup as function of inverted inputs

$$p(\bar{x}_1, \bar{x}_2, \dots) = f(x_1, x_2, \dots)$$

# Pullup is Dual of Pulldown Network



For NAND gate,  $f = \overline{A.B}$

- Pulldown  $\bar{f} = A.B$
- Pullup  $p = f = \overline{A.B}$   
 $= \bar{A} + \bar{B}$

*(De Morgan's Laws)*


For NOR gate,  $f = \overline{A+B}$

- Pulldown  $\bar{f} = A+B$
- Pullup  $p = f = \overline{A+B}$   
 $= \bar{A}.\bar{B}$



# More Complex Example

$$f = \overline{(A+B).C}$$




$$\begin{aligned} \text{pullup } p &= \overline{(A+B).C} \\ &= \overline{(A+B)} + \overline{C} \\ &= (\overline{A}.\overline{B}) + \overline{C} \end{aligned}$$

$$\text{pulldown } \overline{f} = (A+B).C$$




# Transistor R and C



Simple Equivalent RC Model of Transistor




- Nearly all transistors in digital CMOS circuits have minimum  $L$ 
  - but might use slightly longer  $L$  to cut leakage in parts of modern circuits
- Can scale transistor  $R$  and  $C$  parameters by width  $W$
- Effective  $R$  scales linearly with  $1/W$ 
  - $\sim 4\text{k}\Omega\mu\text{m}$  NMOS,  $\sim 9\text{k}\Omega\mu\text{m}$  PMOS, in  $0.25\mu\text{m}$  technology
- Gate capacitance scales linearly with  $W$ 
  - $\sim 2\text{fF}/\mu\text{m}$
- Diffusion capacitance scales linearly with  $W$ 
  - sum contributions from perimeter and area,  $\sim 2\text{fF}/\mu\text{m}$



# Layout Tips




# Layout Tips - Stacks



# Even More Complex Gates?

- Can build arbitrarily complex logic function into one gate, e.g.




$$F = \overline{(A+B).(C+D).E.G+H.(J+K)}$$

- But don't want to:
  - Usually less total delay using a few smaller logic gates rather than one large complex gate
  - Only want to design and characterize a small library of gates
- What's the best way to implement a given logic function?

# Method of Logical Effort


(Sutherland and Sproul)



- Easy way to estimate delays in CMOS process
- Indicates correct number of logic stages and transistor sizes
- Based on simple RC approximations
- Useful for back-of-the-envelope circuit design

# Technology Speed Parameter: $\tau$


- Characterize process speed with single delay parameter:  $\tau$
- $\tau$  is delay of inverter driving same-sized inverter, with no parasitics other than gate



$\tau \sim 16\text{-}20\text{ps}$  for  $0.25\mu\text{m}$  process

# Gate Delay Components


Delay = Logical Effort  $\times$  Electrical Effort + Parasitic Delay



- **Logical Effort**
  - Complexity of logic function (Invert, NAND, NOR, etc)
  - Define inverter has logical effort = 1
  - Depends only on topology not transistor sizing
- **Electrical Effort**
  - Ratio of output capacitance to input capacitance  $C_{out}/C_{in}$
- **Parasitic Delay**
  - Intrinsic self-loading of gate
  - Independent of transistor sizes and output load

# Logical Effort for Simple Gates


- Define Logical Effort of Inverter = 1
- For other gates, Logical Effort is ratio of logic gate's input cap. to inverter's input cap., when gate sized to give same current drive as inverter



Inverter

Input Cap = 3 units


L.E.=1 (definition)



NAND

Input Cap = 4 units

L.E.=4/3




NOR

Input Cap = 5 units

L.E.=5/3




# Electrical Effort



- Ratio of output load capacitance over input capacitance:  
$$\text{Electrical Effort} = C_{out}/C_{in}$$
- Usually, transistors have minimum length
- Input and output capacitances can be measured in units of transistor gate widths


# Parasitic Delay



- Main cause is drain capacitances
- These scale with transistor width so P.D. independent of transistor sizes
- Useful approximation:  
 $C_{gate} \approx C_{drain}$
- For inverter:

$$\text{Parasitic Delay} \approx 1.0 \tau$$


# Inverter Chain Delay



For each stage:

$$\begin{aligned}\text{Delay} &= \text{Logical Effort} \times \text{Electrical Effort} + \text{Parasitic Delay} \\ &= 1.0 \text{ (definition)} \times 1.0 \text{ (in = out)} + 1.0 \text{ (drain } C) \\ &= 2.0 \text{ units}\end{aligned}$$


# Optimizing Circuit Paths



- Path logical effort,  $G = \prod g_i$  ( $g_i$  = L.E. stage  $i$ )
- Path electrical effort,  $H = C_{out}/C_{in}$  ( $h_i$  = E.E. stage  $i$ )
- Parasitic delay,  $P = \sum p_i$  ( $p_i$  = P.D. stage  $i$ )
- Path effort,  $F = GH$
- Minimum delay when each of  $N$  stages has equal effort


$$\text{Min. } D = NF^{1/N} + P$$
$$\text{i.e. } g_i h_i = F^{1/N}$$

# Optimal Number of Stages



- Minimum delay when:  
stage effort = logical effort  $\times$  electrical effort  $\approx 3.4-3.8$ 
  - Some derivations have  $e = 2.718..$  as best stage effort - this ignores parasitics
  - Broad optimum, stage efforts of 2.4-6.0 within 15-20% of minimum
- Fan-out-of-four (FO4) is convenient design size ( $\sim 5\tau$ )

FO4 delay: Delay of inverter driving four copies of itself



# Using Logical Effort in Design

- For given function, pick candidate gate topology
- Determine optimal stage effort
  - equal for all stages
- Starting at last gate
  - output load is known
  - logical effort is known (from gate topology)
  - calculate transistor size to give required stage effort
  - gives output load for preceding stage
  - lather, rinse, repeat...
- Can modify stage efforts up or down to reduce area, power, or to fit fixed set of library cells
  - optimal sizing has broad optimum