

Control Dependence Handling : Predicated Execution and Loop Unrolling

Lokwon Kim

How to Handle Control Dependences

- Critical to keep the pipeline full with correct sequence of dynamic instructions.
- Potential solutions if the instruction is a control-flow instruction:
 - Stall the pipeline until we know the next fetch address
 - Backward Taken Forward Not Taken
 - Employ delayed branching (branch delay slot)
 - Guess the next fetch address (branch prediction)
 - Do something else (fine-grained multithreading)
 - Eliminate control-flow instructions (predicated execution, Loop Unroll)
 - Fetch from both possible paths (if you know the addresses of both possible paths) (multipath execution)





Predicated Execution

- Idea: Compiler converts control dependence into data dependence → **branch is eliminated!**
 - Each instruction has a predicate bit based on the predicate computation
 - **Only instructions with TRUE predicates are actually executed** (others turned into NOPs)

(normal branch code)

(predicated code)

```
if (cond) {  
    b = 0;  
}  
else {  
    b = 1;  
}
```



Conditional Move Operation

- Suppose we had a **Conditional** Move instruction...
 - EX) CMOV condition, $R1 \leftarrow R2$
 - $R1 = (\text{condition} == \text{true}) ? R2 : \text{NOP}$
 - Employed in most modern ISAs (x86, Alpha)
- Code example with branches vs. CMOVs

if (a == 5) {b = 4;} else {b = 3;}

CMPEQ condition, a, 5;


*CMOV **condition**, b \leftarrow 4;*

*CMOV **!condition**, b \leftarrow 3;*

Means insert 4 to b only if condition was met, otherwise insert 3.

Predicated Execution (II)

- Predicated execution can be high performance and energy-efficient



Predicated Execution

Fetch Decode Rename Schedule RegisterRead Execute



nop

Branch Prediction

Fetch Decode Rename Schedule RegisterRead Execute



Pipeline flush!!

Predicated Execution (III)

■ Advantages:

- + Eliminates mispredictions for hard-to-predict branches
 - + No need for branch prediction for some branches
 - + Good if misprediction cost > useless work due to predication
- + Enables code optimizations hindered by the control dependency
 - + Can move instructions more freely within predicated code

■ Disadvantages:

- Causes useless work for branches that are easy to predict
 - Reduces performance if misprediction cost < useless work
 - **Adaptivity**: Static predication is not adaptive to run-time branch behavior. Branch behavior changes based on input set, phase, control-flow path.
- **ISA support** and Additional hardware

Example: Conditional Execution in ARM ISA

- **Almost all ARM instructions can include an optional condition code.**
- An instruction with a condition code is only executed if the condition code flags in the CPSR meet the specified condition.

Conditional Execution in ARM ISA

31	28	27	16	15	8	7	0	Instruction type	
Cond	0	0	I	Opcode	S	Rn	Rd	Operand2	
Cond	0	0	0	0	0	0	A S	Rd	Rn
Cond	0	0	0	0	0	0	A S	RdHi	RdLo
Cond	0	0	0	0	1	U	A S	RdHi	RdLo
Cond	0	0	0	0	1	0	B	0	0
Cond	0	0	0	1	0	B	0	0	0
Cond	0	0	0	1	0	B	0	0	0
Cond	0	1	I	P	U	B	W	L	Rn
Cond	1	0	0	P	U	S	W	L	Rn
Cond	0	0	0	P	U	1	W	L	Rn
Cond	0	0	0	P	U	0	W	L	Rn
Cond	1	0	1	L	Offset				
Cond	0	0	0	1	0	0	1	0	1
Cond	1	1	0	P	U	N	W	L	Rn
Cond	1	1	1	0	Op1	CRn	CRd	CPNum	Offset
Cond	1	1	1	0	Op1	CRn	CRd	CPNum	Offset
Cond	1	1	1	0	Op1	CRn	CRd	CPNum	Offset
Cond	1	1	1	1	SWI Number				

Data processing / PSR Transfer

Multiply

Long Multiply (v3M / v4 only)

Swap

Load/Store Byte/Word

Load/Store Multiple

Halfword transfer : Immediate offset (v4 only)

Halfword transfer: Register offset (v4 only)

Branch

Branch Exchange (v4T only)


Coprocessor data transfer

Coprocessor data operation

Coprocessor register transfer

Software interrupt

Conditional Execution in ARM ISA



Conditional Execution in ARM ISA

* **To execute an instruction conditionally, simply postfix it with the appropriate condition:**

- For example an add instruction takes the form:

– `ADD r0,r1,r2 ; r0 = r1 + r2 (ADDAL)`

- To execute this only if the zero flag is set:

– `ADDEQ r0,r1,r2 ; If zero flag set then...`
– `; ... r0 = r1 + r2`

Loop Unrolling

- ❑ **Loop unrolling is a program transformation that trades code size for execution speed.**

```
1.for ( int i=0; i<16; i++ )  
2.data[i] = i;
```

Original code

```
1.for ( int i=0; i<16; i+=2 )  
2.{  
3.data[i] = i;  
4.data[i+1] = i+1;  
5.}
```

It can be 'unrolled' by instantiating the loop body twice.

```
1.for ( int i=0; i<16; i+=4 )  
2.{  
3.data[i] = i;  
4.data[i+1] = i+1;  
5.data[i+2] = i+2;  
6.data[i+3] = i+3;  
7.}
```

How about 4?

How about 16? -> **the loop disappears**
-> eliminate the branch instructions