# Control Dependence Handling: Predicated Execution and Loop Unrolling

Lokwon Kim

# How to Handle Control Dependences

- Critical to keep the pipeline full with correct sequence of dynamic instructions.
- Potential solutions if the instruction is a control-flow instruction:
- Stall the pipeline until we know the next fetch address
- Backward Taken Forward Not Taken
- Employ delayed branching (branch delay slot)
- Guess the next fetch address (branch prediction)
- Do something else (fine-grained multithreading)
- Eliminate control-flow instructions (predicated execution, Loop Unroll)
- Fetch from both possible paths (if you know the addresses of both possible paths) (multipath execution)

### Predicated Execution

- Idea: Compiler converts control dependence into data dependence → <u>branch is eliminated!</u>
  - Each instruction has a predicate bit based on the predicate computation

Only instructions with TRUE predicates are actually executed (others turned into NOPs)

(nórmal branch code) (predicated code) A if (cond) { B b = 0; else { D b = 1;p1 = (cond)branch p1, TARGET p1 = (cond)addi b, \$zero, 1 (!p1) addi b, \$zero, 1 jump JOIN TARGET: **(p1)** addi b, \$zero, 0 addi b, \$zero, 0 D JOIN: add x, b, 1 add x, b, 1

### Conditional Move Operation

- Suppose we had a Conditional Move instruction...
  - $\square$  EX) CMOV condition, R1  $\leftarrow$  R2
    - R1 = (condition == true) ? R2 : NOP
  - Employed in most modern ISAs (x86, Alpha)
- Code example with branches vs. CMOVs

if 
$$(a == 5) \{b = 4;\}$$
 else  $\{b = 3;\}$ 

CMPEQ condition, a, 5;


CMOV condition,  $b \leftarrow 4$ ;


CMOV !condition,  $b \leftarrow 3$ ;

Means insert 4 to b only if condition was met, otherwise insert 3.

# Predicated Execution (II)

 Predicated execution can be <u>high performance and</u> <u>energy-efficient</u>





# Predicated Execution (III)

#### Advantages:

- + Eliminates mispredictions for hard-to-predict branches
  - + No need for branch prediction for some branches
  - + Good if misprediction cost > useless work due to predication
- + Enables code optimizations hindered by the control dependency
  - + Can move instructions more freely within predicated code

#### Disadvantages:

- -- Causes useless work for branches that are easy to predict
  - -- Reduces performance if misprediction cost < useless work
  - -- Adaptivity: Static predication is not adaptive to run-time branch behavior. Branch behavior changes based on input set, phase, control-flow path.
- -- **ISA support** and Additional hardware


### Example: Conditional Execution in ARM ISA

- Almost all ARM instructions can include an optional condition code.
- An instruction with a condition code is <u>only executed if the</u> <u>condition code flags in the CPSR meet the specified</u> condition.

### Conditional Execution in ARM ISA

31 28	27					_	16	15	8	7			0	Instruction type
Cond	0 0 1	0 0 I Opcode S					Rn	Rd	Operand2					Data processing / PSR Transfer
Cond	0 0 0	0	0	0	1	A S	Rd	Rn	Rs	1 0	0	1	Rm	Multiply
Cond	0 0 0	0 (	1	U	I	As	RdHi	RdLo	Rs	1 0	0	1	Rm	Long Multiply (v3M / v4 only)
Cond	0 0 0	) 1	. 0	В	3	0 (	Rn	Rd	0 0 0 0	1 0	0	1	Rm	Swap
Cond	0 1 1	P	U	В	B V	L	Rn	Rd		Off	set			Load/Store Byte/Word
Cond	1 0 0	P	U	S	V	L	Rn		Regist	er L	ist			Load/Store Multiple
Cond	0 0 0	P	U	1	V	v L	Rn	Rd	Offset1	1 s	н	1	Offset2	$Halfword\ transfer: Immediate\ offset\ (\mathbf{v4}\ \mathbf{only})$
Cond	0 0	P	U	0	W	L	Rn	Rd	0 0 0 0	1 s	н	1	Rm	Halfword transfer: Register offset (v4 only)
Cond	1 0 1	I	Ī						Branch					
Cond	0 0 0	1	(	) (	) :	1 0	1 1 1 1	1 1 1 1	1 1 1 1	0 (	0	1	Rn	Branch Exchange (v4T only)
Cond	1 1 (	P	U	N	1 1	M L	Rn	CRd	CPNum		Of	fs	et	Coprocessor data transfer
Cond	1 1 1	L 0		C	)pi	1	CRn	CRd	CPNum	Op	2	0	CRm	Coprocessor data operation
Cond	1 1 1	L 0		Op	1	L	CRn	Rd	CPNum	Op	2	1	CRm	Coprocessor register transfer
Cond	1 1 1 1 SWI Number												Software interrupt	
Cond	1 1 1 1 SWI Number												Software interrupt	

### Conditional Execution in ARM ISA



(unsigned higher)

### Conditional Execution in ARM ISA

- \* To execute an instruction conditionally, simply postfix it with the appropriate condition:
  - For example an add instruction takes the form:

```
- ADD r0, r1, r2 ; r0 = r1 + r2 (ADDAL)
```

• To execute this only if the zero flag is set:

```
- ADDEQ r0,r1,r2 ; If zero flag set then...
; ... r0 = r1 + r2
```

# Loop Unrolling

 Loop unrolling is a program transformation that trades code size for execution speed.

```
1.for ( int i=0; i<16; i++ ) 1.for ( int i=0; i<16; i+=2 )
2.data[i] = i;
                                   2. {
                                   3.data[i] = i;
       Original code
                                   4.data[i+1] = i+1;
                                   5.}
                                   It can be 'unrolled' by instantiating the
                                   loop body twice.
1.for ( int i=0; i<16; i+=4 )
2.{
                                 How about 16? -> the loop disappears
3.data[i] = i;
                                 -> eliminate the branch instructions
4.data[i+1] = i+1;
5.data[i+2] = i+2;
6.data[i+3] = i+3;
7.}
How about 4?
```