
1. (15pts) Calculate the current of the bottom pMOS transistor of 2-input gate when the output voltage is 0.7V



!!) both of MMOS transistory are is on-state assume that VI=V2 T. V59 = V01 - V2 = V01 - V1 > 0-3 V => V1+0.3 V < V01 Vsg = VDD-V1 >0.3V =) V1 (0.11V ". Ti is linear region VSd = VDD-VDI (VDD-VI-0.2V=) VI+0.2V<VDI T3, T4 VI=V2=Vgs > 0.3V =) VI >0.3V assume linear (x) VOS=0. NV (VOS-VEO =) VI, V2) IV (T1, T2 Off) (X) 1. T3, T4 are saturation region V1, V2 < 1V. To sum up, 0.3 v (VI, V2 (0.4V T, 1. near Regardless of T2's region, the amount Tz 1:near of the current is equivalent to T3 Saturation two nmos transistors' current (! KCL) Ty saturation (T3,T4) 0.4V < VI, VZ < OINV TI linear I = 2x Bn (VI-Vto) (1+ 2 Vout) (0.3V (Vilan Tz satwation T3 saturation 0 < I < 0.16224 mA T4 saturation Scanned with CamScanner

2. (15pts) Explain the 2nd order effects of MOSFETs.

As the technology scaling reaches channel lengths less than 1um, second order effects, which include velocity saturation, threshold voltage variation, hot carrier effects, and other non-idealities, become important and have a negative impact on MOSFETs' performance, whereas long-channel, ideal, first order, or Shockley model had not taken an issue. With taking account of second order effect, I-V Curve do not follow that of the ideal, first order model.

3. (15pts) Explain the aging effects and their solutions of MOSFETs.

MOSFETs are age over time like humans, and this phenomenon is called "Aging". "Aging effects" are directly related to the reliability of MOSFETs. The reliability is dependent on a lot of factors, but "Fault" in physics domain is mainly considered when discussing "Aging". Aging is caused when the MOSFETs are subjected to electric stress, such as higher than normal voltage and temperature. Aging effects frequently are divided two sections: Semiconductors and Wires. Wires wearout, which is Electromigration and Self-heating, is also important in aging effects, however, I will only consider aging of MOSFETs.

The three issues that make transistor vulnerable are:

- 1) Hot Carrier Injection As transistors switch the voltage fast enough, the electrons have high velocity and can embed themselves into the gate oxide, consequently become trapped there. The trapped carrier effects on threshold voltage, which yields reducing current in nMOS and it means that transistors become slower.
- 2) Negative Bias Temperature Instability (NBTI) Having a static voltage applied across the oxide for a long enough time yields an increase in "traps", and it cause the slower transistor by increasing threshold voltage. Especially, with high temperature combined with a negative bias on a pMOS (Gate voltage is 0, and Source voltage is V_{DD}) the NBTI plays a crucial role in aging device.
- 3) Time-dependent dielectric breakdown (TDDB) Gradual increase in gate leakage stress the oxide and lead to breakdown of MOSFETs subsequently. TDDB is dangerous since the breakdown can be caused by the prolonged exposure to moderate fields close to the regular operating voltage.

Actually, the solutions of three effects of aging should be separated to analog and digital, but I will only state the digital case due to the object of the class.

The aging effects are unavoidable, as the technology scaling reaches few nanometers, it cannot be prevented intentionally. Thus, the simplest solution is setting enough margin(timing slack) of devices with considering the degradation of speed. Or, using the digital characteristic that is that currents only flow for a very limited amount of time, make the long non-activity intervals until the next cycle of the clock. Lastly, with considering that applied electrical fields are main factor of aging, use the power gating to turn off the power supply during sleep(non-activity).

- 4. (40pts) Given $Y = \overline{(AB + CDE)F}$ (Complementary inputs are available.
- a) draw a one-stage transistor-level CMOS circuit diagram
- b) determine the size of all transistors
- c) show the layout of this circuit
- d) estimate the rising propagation delay when the load is a 2-input NOR gate. Explain the details of the delay components.
- e) estimate the falling contamination delay when the load is a 2-input NOR gate. Explain the details of the delay components.

(a), (b)
$$Y = (AB+CDE)F$$

$$A = \begin{cases} 6 \\ 6 \\ 6 \end{cases}$$

$$F = \begin{cases} 6 \end{cases}$$

$$\frac{\frac{2R}{6} \prod_{1} 12C}{\prod_{1} 18C}$$

$$\frac{\frac{2R}{6} \prod_{1} 18C}{\prod_{1} 10C} \frac{\frac{2R}{6} \prod_{1} 18C}{\frac{1}{2} \ln put \ Nor \ (h=1)}$$

Elmore delay

Ci: each node i of the capacitance

Ri: effective resistance on the shared path from the source to the node and the leat

$$t_{pdr} = \left(\frac{2R}{6}\right)(12C) + \left(\frac{2R}{6} + \frac{2R}{6}\right)(18C) + \left(\frac{2R}{6} + \frac{2R}{6} + \frac{2R}{6} + \frac{2R}{6}\right) \cdot (15C)$$

$$= 4RC + 12R(+ 15RC)$$

$$= 31RC \approx 31PS \quad ('' 3RC = T = 3PS)$$

(e) talling contamination delay

$$\frac{\frac{1}{3}}{\frac{3}{8}R} = \frac{\frac{8}{3}c}{\frac{8}{3}c} = \frac{\frac{1}{20}c}{\frac{1}{3}c} = \frac{15c(2h=1)}{1}$$

$$\mathcal{L}_{cd4} = \left(\frac{3}{8}R\right)\left(\frac{8}{5}c\right) + \left(\frac{3}{8}Rt\frac{3}{8}R\right)\left(\frac{20}{3}c\right) + \left(\frac{3}{9}Rt\frac{3}{8}Rt\frac{R}{4}\right)^{(15c)}$$

$$= Rc + BRC + 15RC = 21RC \approx 21P^{5}C : 24R 3RC = 7 = 3P5$$

5. (15pts) A back-to-back flip-flop circuit suffers from the race condition if there is clock skew between flip-flops. One of the solutions to this problem is that the use of buffer chain. Decide how many inverters are needed by assuming that the clock skew is 5ps.

(+ assume that CLK has no transition time)


5. To avoiding hold-time violation, the equation below must be satisfied

(assume that wire has zero del


tecq + ted 2 thold + Esken

tica clock-to-a contamination delay

tid logic contamination delay



- CLK 15 LOW



tsetup = 2x(inverter) + 1x(transmission gate)

ECIK-to-q = |x(transmission gate) + |x(inverter)

(assume that Flip-Flop's

schematic is the picture on the

left side)

(assume that

CLK 15 connected to the

Inverter which 15 the source of

CLK)

DOT CLK

thold = Hold time can be viewed as two ways.

One is the Inv4 delay for feed back of the memory, another is
the delay between CLK and CLK (Linverter delay). Thus, to sum up,

regardless of ways viewed, the hold time will be I inverter delay.

inverter delay without load = 3RC= 3PS

previously, we assume that wire has zero lelay, which means that wire does not have resistance and capacitance. Thus, transmission gate delay with out wire capacitance and capacitance.

Eccq = 3 RC = 3 PS

Enole = 3R(=3PS

tskew= 5PS


ted 2 thold + taken - teca = 5/5

! at least 2 inverters (1'buffer) is needed for avoiding hold time violation

CS

Scanned with CamScanner

6. (15pts) Try to graphically estimate the two noise margins of a skewed inverter of $B_n=1.5B_p$



NM4 15 Increased

cs Scanned with CamScanner