

# EE 714 Digital IC Design Term Project

2020, Fall

Supervisor: Prof. Kim, Jinsang  
ID: 2015104027 Name: Park, Jung Jin  
ID: Name:

## Design Proposal: Comparison between MIPS and RISC-V

### I. Introduction:

The era of rapid transistor performance improvement by aggressive scaling down allows unprecedented development of computers on a single chip. For the sake of improving power efficiency, RISC, *Reduced Instruction Set Computer*, which was coined by David A. Patterson, UC Berkeley, came out.[1] Unlike CISC, *Complex Instruction Set Computer*, a conventional design in the early 1960s and onwards, RISC places emphasis on simplicity and efficiency. The below lists are distinct features of RISC.[2]

RISC Features:

1. Large register file
  - Variables and intermediate results can be stored in registers and do not require repeated loads and stores from/to memory
  - All local variables of procedures and the passed parameters can be stored in registers.
2. Emphasis on register-oriented operations (Register-to-register operations)
3. Instructions that primarily execute in a single cycle
4. Simple LOAD/STORE instructions for memory access
5. Limited addressing modes
  - Most RISC instructions use simple register addressing. Complex modes can be optimized and simplified in the compiler.
6. Simple and fixed-length instructions
  - Decoding is simplified since the opcode and address fields are located in the same index for all instructions. Hence, simple and small decode and execution hardware are required, and it takes up less area, which means runs faster.
7. Pipelined instruction cycle (typically uniform delay pipelines)

Under certain circumstances, such as mobile systems and portable devices, RISC has significant advantages over CISC. The below list is the potential advantages of RISC. [2]

RISC Potential advantages:

1. Fast instruction execution
2. Simple control unit
3. Fast decode
4. Faster processor design, development, and test (Reducing the time between designing and marketing)
5. Improved optimizing compiler support

Due to these advantages, RISC designs become the main trend in computer design. After the evolution of generation, which was RISC-I, II, III, IV in order, the RISC-V was presented in 2010. RISC-V is different from other CPUs in terms of proprietary. RISC-V is open-source and design without royalties. Therefore, the RTL code implementation of RISC-V is more comfortable than other architectures.

In the project, first, we will design MIPS, *Microprocessor without Interlocked Pipelined Stages*. MIPS is also RISC and is useful for academic purposes. The CSE203, Computer Architecture lecture at Kyung Hee University, also teaches MIPS and recommends implementing RTL code for a deep understanding of computer architecture. For MIPS design, we will follow steps described in a book, *Computer Organization and Design*, by David A. Patterson and John L. Hennessy. After accumulating fundamental knowledge about computer architecture, we will design the RISC-V CPU from scratch. Based on MIPS knowledge and comparison during implementation, we will try to find the main difference between MIPS and RISC-V and why RISC-V has become the main trend in computer architecture.

## II. MIPS vs RISC-V

In this report, we will skip a MIPS description. It is content in the CSE203, Computer Architecture lecture at Kyung Hee University. Immediately, we will look at the differences between MIPS and RISC-V.

All RISC processors(MIPS, RISC-V, ARM...) are effectively the same except for one or two design decisions that "seemed like a good idea at the time." The concept of 'seems like a good idea' in MIPS is the branch delay slot. The branch delay slot is generated by the compiler. By the branch delay slot, MIPS always execute the instruction after a branch or jump whether or not the branch or jump is taken. It is a crucial point that decreases CPU performance. If the compiler gets a branch or jump instructions, the next and/or more instructions will be bubbles till a branch or jump instruction's target address is computed. Also, the branch delay slot complicates multicycle CPUs, superscalar CPUs, and long pipelines. On the contrary, RISC-V does not include a branch delay slot, a position after a branch instruction that can be filled with an instruction that is executed whether or not the branch is taken. Besides, dynamic branch predictors have succeeded well enough to reduce the need for delayed branches. On the first encounter with a branch, RISC-V CPU assumes that a negative relative branch (i.e. the sign bit of the offset is "1") will be taken. This assumes that a backward branch is a loop, and provides a default direction so that a simple pipelined CPU can fill their pipeline of instructions. Other than this, RISC-V does not require branch prediction, but core implementations are allowed to add it. RV32I, RISC-V 32 bits Integer, reserves a "HINT" instruction space that presently does not contain any hints on branches. The differences are not only branch or jump but also instructions set. First, the two architectures have different register naming and calling conventions. For example, register name \$4 in MIPS is x4 in RISC-V. Second, there is a difference in instruction encodings and encoding formats. MIPS has three encodings whereas RISC-V has 6 encodings. NOOP instruction in MIPS is all-0 bits but all-0 bits mean "invalid" in RISC-V. All RISC-V immediate bits are addressed sign-extended number so that RISC-V does not support trap on overflow signed math. Third, instruction alignment is different. The RISC-V only requires 2-byte alignment for instructions when including an optional 16b instruction encoding. The RISC-V also supports some 48 bits, 64 bits, and more bits instructions in extensions. Fig 2.1 shows extend encoding in RISC-V. That is to say, it has extra address space for extensions. Lastly, RISC-V has a dedicated "compare 2 registers & branch" operation.




Fig 2.1 RISC-V instruction length encoding [3]

We looked at some differences between MIPS and RISC-V. Then, we will analyze the reason why RISC-V become popular in computer architecture. The simple reason is that RISC-V is designed to be simple and open so that it is intended for education and research, although there is commercial interest as well. The popular commercial ISAs, such as x86 and ARM architecture, are both very complex to implement in hardware to the level of supporting common operating systems. All complexity of these architectures does not truly improve efficiency, rather are bad or outdated. The main point of the RISC-V's popularity is extensibility or flexibility. The above complex architectures were not particularly designed for extensibility, and as a consequence have added considerable instruction encoding complexity as their instruction sets have grown. However, the RISC-V has flexibility so that it can include custom hardware simply by defining custom instruction in the ISA spec. For example, in this dominant machine learning era, accelerators are essential. If accelerators are operated by defined instructions architecture, the RISC-V can add accelerators simply whereas the popular CPUs need to add a considerable complicate encoder, controller, and so on. This is the main strength of the RISC-V. Beyond machine learning, the RISC-V can readily use for cryptology or something that requires high computational cost.

### III. RISC-V Overview

In this project, we implemented the base RISC-V, specifically, RV32IM.

The implemented RISC-V only supports 4-bytes signed and unsigned integer values. There are no byte nor half-word values and no floating-point. The number of general-purpose registers, which hold integer values, is 31. Register x0 is hardwired to the constant zero. Each register is 32 bits wide. The below list shows the registers' names, addresses, and purposes.

+ x0	: zero	the constant value 0
+ x1	: ra	return address (caller saved)
+ x2	: sp	stack pointer (caller saved)
+ x3	: gp	global pointer
+ x4	: tp	thread pointer
+ x5	: t0	temporary registers (caller saved)
+ x6	: t1	"
+ x7	: t2	"
+ x8	: s0/fp	saved register or frame pointer (callee saved)
+ x9	: s1	saved register (callee saved)
+ x10	: a0	function arguments and/or return values (caller saved)
+ x11	: a1	"
+ x12	: a2	function arguments (caller saved)
+ x13	: a3	"
+ x14	: a4	"
+ x15	: a5	"
+ x16	: a6	"
+ x17	: a7	"
+ x18	: s2	saved registers (callee saved)
+ x19	: s3	"
+ x20	: s4	"
+ x21	: s5	"
+ x22	: s6	"
+ x23	: s7	"
+ x24	: s8	"
+ x25	: s9	"
+ x26	: s10	"
+ x27	: s11	"
+ x28	: t3	temporary registers (caller saved)
+ x29	: t4	"
+ x30	: t5	"
+ x31	: t6	"

The memory replaced to registers since we do not know how to simulate the memory operation in the Samsung library yet.

The below figure, Fig 3.1 shows RISC-V Instruction set. RISC-V has an asymmetric immediate encoding which means that the immediates are formed by concatenating different bits in an asymmetric order based on the specific immediate formats. Again, all RISC-V immediate bits are addressed sign-extended number, and the sign-bit for the immediate is always in MSB.

RISC-V instructions have 6 types. First, R-type is an instruction using three registers inputs. The R-type is used for arithmetic and logical operation. (i.e. add, xor, mul) I-type is an instruction for arithmetic and logical operation with immediates as well as load. (i.e. addi, slli, lw, jalr) S-type is an instruction for storing data. (i.e. sw, sb) SB-type is branch instructions. (i.e. beq, bne, bge) U-type is an instruction with upper immediate. (i.e. lui, auipc) UJ-type is jump instructions. (i.e. jal, j)





Fig 3.1 RISC-V instructions type

The Fig 3.2 is block diagram of RISC-V.



The VALU is a vector arithmetic logic unit for vector(parallel) computation. It is a concept of an accelerator. Except for VALU and instructions set, there are no differences with MIPS in terms of architecture.

## IV. Logic Synthesis

With the RTL source code of the RISC-V, we compile the code using Design Compiler, Synopsys. The results are below pictures.




Fig 4.1 RISC-V Schematic

The square blocks at both ends of Fig 4.1 are I/O PAD. The compiling strategies are clock gating and Zero Wire Load Model(Zero-WLM). The reason why we adopted the strategies is the following.

First, clock gating is for a reduction in dynamic power. First, clock gating is for reduction in dynamic power. As Fig 4.2, the power report indicates that the (net) switching power takes up a great proportion of total power. The dynamic power is defined as the equation:  $P = \alpha C_L V_{DD}^2 f_{sw}$ . In the components of the dynamic power, as the scaling-down, the load capacitance  $C_L$  is getting lower, and the supply voltage  $V_{DD}$  remains the same or be a little smaller. However, the switching frequency  $f_{sw}$  is going to higher significantly. Hence, as scaling down the channel length, the dynamic power usually increases. To reduce the dynamic power, the design should reduce the activity factor  $\alpha$  by clock gating. The clock has a high activity factor,  $\alpha = 1$ , so it considerably affects the dynamic power of the design. To reduce activity factor, clock gating is adopted. Clock gating cell includes enable signal(EN) and clock(CLK) so that only when enable signal is on, the enable clock(ENCLK) is switched. The clock gating cell is latch-based due to prevention of glitch. Fig 4.3 shows a latch-based clock gating cell. The important point when using clock gating is constraints. For P&R, to reduce clock skew as much as possible between ENCLK to clock-gated registers, we set max delay to 0. Also, timing analysis of clock gating is essential because if EN signal setup margin is too tight, the timing optimization is difficult or failed during P&R. Thus, we did the timing analysis of paths which is connected to EN.

Second, because we consider physical synthesis, the Zero-WLM is adopted. Wire load models are very subjective to variations due to P&R, design style, tools, number of metal layers, and other design specific parameters. The statistical WLM is practically useless with modern processes. The Zero-WLM keep synthesis from wasting time on pointless buffering and sizing. Using the Zero-WLM with tightened timing constraints encourages Design Compiler to produce a design that is more suitable for physical synthesis. The one thing to consider when using Zero-WLM is that we should set more timing margin considering wire delay during P&R. Thus, We set 40% of the clock cycle margin in the Front-End stage.

The cell count is 13k, which is over 8k. Table 4.1 is a specification of our RISC-V. We set the clock speed 10ns, and the defined clock speed in the Design compiler is 6ns due to Zero-WLM as mentioned above. Fig 4.4, Fig 4.5, Fig 4.6 are area and timing reports of RISC-V.




Fig 4.2 The power report




Fig 4.3 The clock gating cell




Fig 4.4 The area report

Wire Load Model Mode: top

Startpoint: CPU/ID\_EX/ReadData\_o\_reg[2]  
(rising edge-triggered flip-flop clocked by clk)  
Endpoint: CPU/EX\_NEW/ALUResult\_o\_reg[31]  
(rising edge-triggered flip-flop clocked by clk)  
Path Group: clk  
Path Type: max

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.05	0.05
CPU/ID_EX/ReadData_o_reg[2]/CK (DFFRHQX1MTR)	0.00 #	0.05 r
CPU/ID_EX/ReadData_o_reg[2]/Q (DFFRHQX1MTR)	0.27	0.32 f
CPU/ID_EX/ReadData_o_reg[2]/Q (ID_EX)	0.00	0.32 f
CPU/ForwardingUnit/ID_EX_RS_1[2] (ForwardingUnit)	0.00	0.32 f
CPU/ForwardingUnit/U22/Y (INVX2MTR)	0.05	0.36 f
CPU/ForwardingUnit/U21/Y (AND2X3MTR)	0.09	0.46 f
CPU/ForwardingUnit/U35/Y (OAI221X2MTR)	0.09	0.54 f
CPU/ForwardingUnit/U19/Y (AOI21X1MTR)	0.08	0.62 f
CPU/ForwardingUnit/U23/Y (OAI21X2MTR)	0.09	0.71 f
CPU/ForwardingUnit/U43/Y (NOR4X2MTR)	0.18	0.80 f
CPU/ForwardingUnit/Forward_o[0] (ForwardingUnit)	0.00	0.80 f
CPU/ForwardToData1/SEL1[10] (ForwardToData1)	0.00	0.80 f
CPU/ForwardToData1/U13/Y (XNOR2X2MTR)	0.14	1.03 f
CPU/ForwardToData1/U47/Y (INVX4MTR)	0.12	1.15 f
CPU/ForwardToData1/U43/Y (INVX2MTR)	0.13	1.28 f
CPU/ForwardToData1/data_o[0] (ForwardToData1)	0.00	1.45 f
CPU/ALU/data1_o[0] (ALU_0)	0.00	1.45 f
CPU/ALU/DP OP 17 126 762/U11[0] (ALU_0 DP OP 17 126 762_0)	0.00	1.45 f
CPU/ALU/DP OP 17 126 762/U18/CO (ADDFHX4MTR)	0.26	1.71 f
CPU/ALU/DP OP 17 126 762/U117/CO (ADDFHX4MTR)	0.13	1.83 f
CPU/ALU/DP OP 17 126 762/U108/Y (NAND2X3MTR)	0.04	1.87 f
CPU/ALU/DP OP 17 126 762/U109/Y (NAND3X4MTR)	0.07	1.95 f
CPU/ALU/DP OP 17 126 762/U112/CO (ADDFHX4MTR)	0.13	2.08 f
CPU/ALU/DP OP 17 126 762/U72/Y (OAI2BB1X1MTR)	0.04	2.12 f
CPU/ALU/DP OP 17 126 762/U113/CO (ADDFHX4MTR)	0.12	2.24 f
CPU/ALU/DP OP 17 126 762/U126/CO (ADDFHX4MTR)	0.13	2.31 f
CPU/ALU/DP OP 17 126 762/U119/CO (ADDFHX4MTR)	0.12	2.43 f
CPU/ALU/DP OP 17 126 762/U122/CO (ADDFHX4MTR)	0.12	2.47 f
CPU/ALU/DP OP 17 126 762/U93/Y (OAI2BB1X4MTR)	0.05	2.52 f
CPU/ALU/DP OP 17 126 762/U123/CO (ADDFHX4MTR)	0.14	2.66 f
CPU/ALU/DP OP 17 126 762/U113/CO (ADDFHX4MTR)	0.12	2.78 f
CPU/ALU/DP OP 17 126 762/U116/CO (ADDFHX4MTR)	0.12	2.90 f
CPU/ALU/DP OP 17 126 762/U115/CO (ADDFHX4MTR)	0.12	3.02 f
CPU/ALU/DP OP 17 126 762/U113/CO (OAI2BB1X4MTR)	0.04	3.06 f
CPU/ALU/DP OP 17 126 762/U69/Y (OAI2B1X4MTR)	0.05	3.11 f
CPU/ALU/DP OP 17 126 762/U121/CO (ADDFHX4MTR)	0.12	3.23 f
CPU/ALU/DP OP 17 126 762/U122/CO (ADDFHX4MTR)	0.12	3.35 f
CPU/ALU/DP OP 17 126 762/U129/CO (ADDFHX4MTR)	0.12	3.47 f
CPU/ALU/DP OP 17 126 762/U133/CO (ADDFHX4MTR)	0.12	3.59 f
CPU/ALU/DP OP 17 126 762/U122/CO (ADDFHX4MTR)	0.12	3.71 f
CPU/ALU/DP OP 17 126 762/U136/CO (ADDFHX4MTR)	0.12	3.83 f
CPU/ALU/DP OP 17 126 762/U124/CO (ADDFHX4MTR)	0.12	3.95 f
CPU/ALU/DP OP 17 126 762/U87/Y (OAI2BB1X4MTR)	0.04	4.32 f
CPU/ALU/DP OP 17 126 762/U76/Y (OAI2B1X4MTR)	0.05	4.40 f
CPU/ALU/DP OP 17 126 762/U131/CO (ADDFHX4MTR)	0.12	4.53 f
CPU/ALU/DP OP 17 126 762/U128/CO (ADDFHX4MTR)	0.12	4.65 f
CPU/ALU/DP OP 17 126 762/U114/CO (ADDFHX4MTR)	0.12	4.77 f
CPU/ALU/DP OP 17 126 762/U118/CO (ADDFHX4MTR)	0.12	4.89 f
CPU/ALU/DP OP 17 126 762/U113/CO (ADDFHX4MTR)	0.12	5.01 f
CPU/ALU/DP OP 17 126 762/U78/Y (OAI2BB1X2MTR)	0.05	5.06 f
CPU/ALU/DP OP 17 126 762/U77/Y (OAI2BB1X4MTR)	0.05	5.18 f
CPU/ALU/DP OP 17 126 762/U3/CO (ADDFHX4MTR)	0.12	5.23 f
CPU/ALU/DP OP 17 126 762/U98/Y (XNOR2X2MTR)	0.07	5.29 f
CPU/ALU/DP OP 17 126 762/U134/Y (XNOR2X2MTR)	0.10	5.40 f
CPU/ALU/DP OP 17 126 762/O1[31] (ALU_0 DP OP 17 126 762_0)	0.00	5.40 f
CPU/ALU/U1/Y (AOI22X2MTR)	0.10	5.40 f
CPU/ALU/U2/Y (OAI221X2MTR)	0.10	5.40 f
CPU/ALU/data_o[31] (ALU_0)	0.00	5.60 f
CPU/EX_NEW/ALUResult_o_reg[31] (EX_NEW)	0.00	5.60 f
CPU/EX_NEW/ALUResult_o_reg[31]/D (DFFSRHQX2MTR)	0.00	5.60 f
data arrival time		5.60
clock clk (rise edge)	0.00	6.00
clock network delay (ideal)	0.05	6.05
clock uncertainty	-0.42	5.63
CPU/EX_NEW/ALUResult_o_reg[31]/CK (DFFSRHQX2MTR)	0.00	5.63 f
library setup time	-0.03	5.60
data required time		5.60
data required time		5.60
data arrival time		-5.60
slack (MET)		0.00

Fig 4.5 The max delay report

Operating Conditions: ss 1p08v 125c Library: scmetropmk cmos10lp rvt ss 1p08v 125c\_sadhm  
Wire Load Model Mode: top

Startpoint: CPU/Instruction\_Memory/counter\_reg[0]  
(rising edge-triggered flip-flop clocked by clk)  
Endpoint: CPU/Instruction\_Memory/quad\_reg[0]  
(rising edge-triggered flip-flop clocked by clk)  
Path Group: clk  
Path Type: min

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.05	0.05
CPU/Instruction_Memory/counter_reg[0]/CK (DFFRX1MTR)		
CPU/Instruction_Memory/counter_reg[0]/QN (DFFRX1MTR)	0.00 #	0.05 r
CPU/Instruction_Memory/quad_reg[0]/Q (DFFRX1MTR)	0.29	0.34 f
CPU/Instruction_Memory/quad_reg[0]/D (DFFRX1MTR)	0.00	0.34 f
data arrival time		0.34
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.05	0.05
CPU/Instruction_Memory/quad_reg[0]/CK (DFFRX1MTR)	0.00	0.05 r
library hold time	0.23	0.28
data required time		0.28
data required time		0.28
data arrival time		-0.34
slack (MET)		0.06

Fig 4.6 The min delay report

Table 4.1 The specification of RISC-V

Samsung 65nm	
Spec	Value
Main clock	100 MHz
Area	330074.88 $\mu\text{m}^2$
Power	203.55 mW

An RTL model and a gate-level netlist of RISC-V are verified by VCS. We implemented a testbench that checks register and data memory data when finishing the process. We called the correct data "golden data.". If stored data by VCS simulation is different from the golden data, VCS shows the error information. On the contrary, if stored data is the same as the golden data, VCS shows the sentence "You are passed!" It is the same as gate-level netlist simulation. However, one different thing is the sdf(synopsys delay format) file is annotated when simulating gate-level netlist. The below figures show the simulation results of our RISC-V.



```

Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64; Dec 11 02:58 2020
RTL VCS Simulation
----- [ Simulation Starts !! ] -----
pattern 0 is correct:output 00 == expected 00
pattern 1 is correct:output 00 == expected 00
pattern 2 is correct:output 00 == expected 00
pattern 3 is correct:output 00 == expected 00
pattern 4 is correct:output 00 == expected 00
pattern 5 is correct:output 00 == expected 00
pattern 6 is correct:output 00 == expected 00
pattern 7 is correct:output 01 == expected 01
pattern 8 is correct:output 00 == expected 00
pattern 9 is correct:output 00 == expected 00
pattern 10 is correct:output 03 == expected 03
pattern 11 is correct:output db == expected db
pattern 12 is correct:output 23 == expected 23
pattern 13 is correct:output 6b == expected 6b
pattern 14 is correct:output 6e == expected 6e
pattern 15 is correct:output 12 == expected 12
pattern 16 is correct:output 23 == expected 23
pattern 17 is correct:output 6b == expected 6b
pattern 18 is correct:output 71 == expected 71
pattern 19 is correct:output ed == expected ed
pattern 20 is correct:output 46 == expected 46
pattern 21 is correct:output d6 == expected d6
pattern 22 is correct:output df == expected df
pattern 23 is correct:output ff == expected ff
pattern 24 is correct:output 00 == expected 00
pattern 25 is correct:output 00 == expected 00
pattern 26 is correct:output fd == expected fd
pattern 27 is correct:output 25 == expected 25
pattern 28 is correct:output 00 == expected 00
pattern 29 is correct:output 00 == expected 00
pattern 30 is correct:output 60 == expected 60
pattern 31 is correct:output ba == expected ba
pattern 32 is correct:output 00 == expected 00
pattern 33 is correct:output 00 == expected 00
pattern 34 is correct:output 00 == expected 00
pattern 35 is correct:output 00 == expected 00
pattern 36 is correct:output 00 == expected 00
pattern 37 is correct:output 00 == expected 00
pattern 38 is correct:output 02 == expected 02
pattern 39 is correct:output 62 == expected 62
pattern 40 is correct:output 00 == expected 00
pattern 41 is correct:output 00 == expected 00
pattern 42 is correct:output 03 == expected 03
pattern 43 is correct:output db == expected db
pattern 44 is correct:output 00 == expected 00
pattern 45 is correct:output 00 == expected 00
pattern 46 is correct:output 02 == expected 02
pattern 47 is correct:output 62 == expected 62
pattern 48 is correct:output 00 == expected 00
pattern 49 is correct:output 00 == expected 00
pattern 50 is correct:output 00 == expected 00
pattern 51 is correct:output 0f == expected 0f
pattern 52 is correct:output 00 == expected 00
pattern 53 is correct:output 00 == expected 00
pattern 54 is correct:output 00 == expected 00
pattern 55 is correct:output 00 == expected 00
pattern 56 is correct:output 00 == expected 00
pattern 57 is correct:output 00 == expected 00
pattern 58 is correct:output 00 == expected 00
pattern 59 is correct:output 00 == expected 00
pattern 60 is correct:output 00 == expected 00
pattern 61 is correct:output 00 == expected 00
pattern 62 is correct:output 00 == expected 00
pattern 63 is correct:output 00 == expected 00
----- Simulation Stops !!-----
=====
YOU PASSED!!!
=====
$finish called from file "../CPU_tb.v", line 102.
$finish at simulation time 2990000
V C S S i m u l a t i o n R e p o r t
Time: 2990000 ps
CPU Time: 0.300 seconds; Data structure size: 0.0Mb
Fri Dec 11 02:58:20 2020
#touch RTL.pass

```

```

Gate VCS Simulation
----- [ Simulation Starts !! ] -----
pattern 0 is correct:output 00 == expected 00
pattern 1 is correct:output 00 == expected 00
pattern 2 is correct:output 00 == expected 00
pattern 3 is correct:output 00 == expected 00
pattern 4 is correct:output 00 == expected 00
pattern 5 is correct:output 00 == expected 00
pattern 6 is correct:output 00 == expected 00
pattern 7 is correct:output 01 == expected 01
pattern 8 is correct:output 00 == expected 00
pattern 9 is correct:output 00 == expected 00
pattern 10 is correct:output 03 == expected 03
pattern 11 is correct:output db == expected db
pattern 12 is correct:output 23 == expected 23
pattern 13 is correct:output 6b == expected 6b
pattern 14 is correct:output 6e == expected 6e
pattern 15 is correct:output 12 == expected 12
pattern 16 is correct:output 23 == expected 23
pattern 17 is correct:output 6b == expected 6b
pattern 18 is correct:output 71 == expected 71
pattern 19 is correct:output ed == expected ed
pattern 20 is correct:output 46 == expected 46
pattern 21 is correct:output d6 == expected d6
pattern 22 is correct:output df == expected df
pattern 23 is correct:output ff == expected ff
pattern 24 is correct:output 00 == expected 00
pattern 25 is correct:output 00 == expected 00
pattern 26 is correct:output fd == expected fd
pattern 27 is correct:output 25 == expected 25
pattern 28 is correct:output 00 == expected 00
pattern 29 is correct:output 00 == expected 00
pattern 30 is correct:output 60 == expected 60
pattern 31 is correct:output ba == expected ba
pattern 32 is correct:output 00 == expected 00
pattern 33 is correct:output 00 == expected 00
pattern 34 is correct:output 00 == expected 00
pattern 35 is correct:output 00 == expected 00
pattern 36 is correct:output 00 == expected 00
pattern 37 is correct:output 00 == expected 00
pattern 38 is correct:output 02 == expected 02
pattern 39 is correct:output 62 == expected 62
pattern 40 is correct:output 00 == expected 00
pattern 41 is correct:output 00 == expected 00
pattern 42 is correct:output 03 == expected 03
pattern 43 is correct:output db == expected db
pattern 44 is correct:output 00 == expected 00
pattern 45 is correct:output 00 == expected 00
pattern 46 is correct:output 02 == expected 02
pattern 47 is correct:output 62 == expected 62
pattern 48 is correct:output 00 == expected 00
pattern 49 is correct:output 00 == expected 00
pattern 50 is correct:output 00 == expected 00
pattern 51 is correct:output 0f == expected 0f
pattern 52 is correct:output 00 == expected 00
pattern 53 is correct:output 00 == expected 00
pattern 54 is correct:output 00 == expected 00
pattern 55 is correct:output 00 == expected 00
pattern 56 is correct:output 00 == expected 00
pattern 57 is correct:output 00 == expected 00
pattern 58 is correct:output 00 == expected 00
pattern 59 is correct:output 00 == expected 00
pattern 60 is correct:output 00 == expected 00
pattern 61 is correct:output 00 == expected 00
pattern 62 is correct:output 00 == expected 00
pattern 63 is correct:output 00 == expected 00
----- Simulation Stops !!-----
=====
YOU PASSED!!!
=====
$finish called from file "../CPU_tb.v", line 104.
$finish at simulation time 2990000
V C S S i m u l a t i o n R e p o r t
Time: 2990000 ps
CPU Time: 0.300 seconds; Data structure size: 0.0Mb
Fri Dec 11 05:52:09 2020

```

## Reference:

- [1] Reilly, Edwin D., *Milestone in computer science and information technology*, Westport, CT, 2003
- [2] A. D. George, "An overview of RISC vs. CISC," *Proceedings. The Twenty-Second Southeastern Symposium on System Theory*, Cookeville, TN, USA, 1990, pp. 436-438, doi: 10.1109/SSST.1990.138185.
- [3] A. Waterman, K. Asanović, "The RISC-V Instruction Set Manual Volume I: Unprivileged ISA," CS Division, EECS, Department, University of California, Berkeley, Dec 13, 2019.