Training Course of Design Compiler

REF:

- CIC Training Manual Logic Synthesis with Design Compiler, July, 2006
- TSMC 0.18um Process 1.8-Volt SAGE-XTM Stand Cell Library Databook, September, 2003
- TPZ973G TSMC 0.18um Standard I/O Library Databook, Version 240a, December 10, 2003
- Artisan User Manual

Speaker: T. -W. Tseng




Outline

- Basic Concept of the Synthesis
- □ Synthesis Using Design Compiler
- Simulation-Based Power Estimation Using PrimePower
- Artisan Memory Compiler
- LAB

Basic Concept of the Synthesis

Cell-Based Design Flow




What is Synthesis


☐ Synthesis = translation + optimization + mapping

```
if(high\ bits = = 2'b10)begin
   residue = state table[i];
   end
   else begin
   residue = 16'h0000;
                                      Translate (HDL Compiler)
   end
      HDL Source
         (RTL)
         No Timing Info.
                                                               Optimize + Mapping
                                                                  (HDL Compiler)
                                  Generic Boolean
                                      (GTECT)
                                           Timing Info.
The synthesis is constraint driven
and technology independent !!
                                                                  Target Technology
```

Logic Synthesis Overview



Compile



Logic Level Optimization

- Operate with Boolean representation of a circuit
- Has a global effect on the overall area/speed characteristic of a design
- Strategy
 - Structure
 - Flatten (default OFF)
 - If both are true, the design is "first flattened and then structured"

Ex:

$$\begin{cases}
f = acd + bcd + e \\
g = ae' + be' \\
h = cde
\end{cases}$$

$$\begin{cases}
f = xy + e \\
g = xe' \\
h = ye \\
x = a + b \\
y = cd
\end{cases}$$

$$\begin{cases}
f0 = at \\
f1 = d + t \\
f2 = t'e \\
t = b + c
\end{cases}$$


$$\begin{cases}
f0 = ab + ac \\
f1 = b + c + d \\
f2 = b'c'e
\end{cases}$$
(Flatten)


Gate Level Optimization - Mapping


- Combinational Mapping
 - Mapping rearranges components, combining and re-combining logic into different components
 - May use different algorithms such as <u>cloning</u>, <u>resizing</u>, or buffering
 - Try to meet the design rule constraints and the timing/area goals
- Sequential Mapping
 - Optimize the mapping to sequential cells technology library
 - Analyze combinational logics surrounding a sequential cell to see if it can absorb the logic attribute with HDL
 - Try to save speed and area by using a more complex sequential cells


Mapping


Combinational Mapping














Sequential Mapping





Boundary Optimization


- ☐ Design Compiler can do some optimizations across boundaries
 - 1. Removes logic driving unconnected output ports



2. Removes redundant inverters across boundaries



3. Propagates constants to reduce logic




Static Timing Analysis


- Main steps of STA
 - Break the design into sets of timing paths
 - Calculate the delay of each path
 - Check all path delays to see if the given timing constraints are met
- ☐ Four types of paths
 - Register Register (Reg Reg)
 - Primary Input Register (PI Reg)
 - Register Primary Output (Reg PO)
 - Primary Input Primary Output (PI PO)

- Setup Time

- □ To meet the setup time requirement:
 - $\mathsf{T}_{\text{require}} >= \mathsf{T}_{\text{arrival}}$
- Reg to Reg
 - $T_{arrival} = T_{clk1} + T_{DFF1(clk->Q)} + T_{PATH}$
 - $T_{require} = T_{clk2} T_{DFF2(setup)}$
 - $T_{\text{slack}} = T_{\text{require}} T_{\text{arrival}}$

(T_{slack} > 0 denotes "no timing violation")







- Setup Time

□ PI to Reg

- $T_{arrival} = T_{PI(delay)} + T_{PATH}$
- $T_{require} = T_{clk1} T_{DFF1(setup)}$
- $T_{\text{slack}} = T_{\text{require}} T_{\text{arrival}}$






- Setup Time

Reg to PO


- $T_{arrival} = T_{clk1} + T_{DFF1(clk->Q)} + T_{PATH}$
- $T_{require} = T_{cycle} T_{PO(output delay)}$
- $T_{\text{slack}} = T_{\text{require}} T_{\text{arrival}}$



□ PI to PO


- Setup Time


- $T_{arrival} = T_{Pl(delay)} + T_{PATH}$
- $T_{require} = T_{cycle} T_{PO(output delay)}$
- $T_{\text{slack}} = T_{\text{require}} T_{\text{arrival}}$



- Hold Time

- □ To meet the hold time requirement:
 - $\mathsf{T}_{\text{require}} <= \mathsf{T}_{\text{arrival}}$
- Reg to Reg
 - $T_{arrival} = T_{clk1} + T_{DFF1(clk->Q)} + T_{PATH}$
 - $T_{\text{require}} = T_{\text{clk2}} + T_{\text{DFF2(hold)}}$
 - $T_{slack} = T_{arrival} T_{require}$





- Hold Time

□ PI to Reg

$$T_{arrival} = T_{Pl(delay)} + T_{PATH}$$

$$T_{require} = T_{clk1} + T_{DFF(hold)}$$

$$T_{slack} = T_{arrival} - T_{require}$$

☐ Reg to PO

$$T_{arrival} = T_{clk1} + T_{DFF(clk->Q)} + T_{PATH}$$

$$T_{require} = -T_{PO(output delay)}$$

$$T_{slack} = T_{arrival} - T_{require}$$

☐ PI to PO

$$T_{arrival} = T_{Pl(delay)} + T_{PATH}$$

$$T_{require} = -T_{PO(output delay)}$$

$$T_{\text{slack}} = T_{\text{arrival}} - T_{\text{require}}$$

Synthesizable Verilog

- □ Verilog Basis
 - parameter declarations
 - wire, wand, wor declarations
 - reg declarations
 - input, output, inout
 - continuous assignment
 - module instructions
 - gate instructions
 - always blocks
 - task statement
 - function definitions
 - for, while loop
- □ Synthesizable Verilog primitives cells
 - and, or, not, nand, nor, xor, xnor
 - bufif0, bufif1, notif0, notif1

Synthesizable Verilog (Cont')

Operators

- Binary bit-wise (~, &, |, ^, ~^)
- Unary reduction (&, ~&, |, ~|, ^, ~^)
- Logical (!, &&, ||)
- 2's complement arithmetic (+, -, *, /, %)
- Relational (>, <, >=, <=)</p>
- Equality (==, !=)
- Logic shift (>>, <<)
- Conditional (?:)
- Concatenation ({ })

Notice Before Synthesis

☐ Your RTL design

- Functional verification by some high-level language
 - Also, the code coverage of your test benches should be verified (i.e. VN)

Area

Better

Cycle

Time

- Coding style checking (i.e. n-Lint)
 - ☐ Good coding style will reduce most hazards while synthesis
 - ☐ Better optimization process results in better circuit performance
 - Easy debugging after synthesis

Constraints

- The area and timing of your circuit are mainly determined by your circuit architecture and coding style
- There is always a trade-off between the circuit timing and area
- In fact, a super tight timing constraint may be worked while synthesis, but failed in the Place & Route (P&R) procedure

Synthesis Using Design Compiler


<.synopsys_dc.setup> File

- link_library: the library used for interpreting input description
 - Any cells instantiated in your HDL code
 - Wire load or operating condition modules used during synthesis
- target_library : the ASIC technology which the design is mapped
- □ **symbol_library**: used for schematic generation
- search_path : the path for unsolved reference library
- synthetic_path : designware library

<.synopsys_dc.setup> File (Cont')

■ MEMs libraries are also included in this file

Ex:



(.synopsys_dc.setup File)

Settings for Using Memory

```
Convert *.lib to *.db
                                                any memory LIB file
         %> dc shell -t
         dc_shell-t> read_lib t13spsram512x32_slow_syn.lib
         dc_shell-t> write_lib t13spsram512x32 -output \
                                               user library name, which should
         t13spsram512x32 slow syn.db
                                               be the same as the library name
     Modify <.synopsys_dc.setup> File: in the Artisan
         set link_library "* slow.db t13spsram512x32_slow.db
                         dw foundation.sldb"
                                                               add to the file
memory DB file
         set target library "slow.db t13spsram512x32 slow.db"/
     Before the synthesis, the memory HDL model should be
     blocked in your netlist
                                                   //`include "sr_memory_1k.v"
                                                  module bisr_mem(clk,rst,ams,CS)
                                                  ,bisr_mode,cmd_done,BGO,CSO,shi
```

Test Pins Reservation

- ☐ You can add the floating test pins to your design before synthesis
 - se: scan enable
 - si: scan input
 - so: scan output
 - scantest: control signal for memory shadow wrapper (i.e. memory is used)
- □ Ex:

```
[WORD_LENGTH-1:0]
                           DI_S:
       [ADR_LEN-1:0]
input
                           ADDR_S:
input
                           bira_en:
                           test_done:
input
input
              [1:0]
                           bisr_mode:
//----pins for scans----
input
                           se;
input
                           si;
                           scantest;[
input
output
                           SO;
```


Normal IO Declaration

Test IO Declaration

The pins will be connected to scans after the scan chain insertion

CHIP-Level Netlist

The CHIP-level netlist consists of your Core-level netlist and the PADs



```
(Input PAD) I_CLK PAD C CLK

(Output PAD) CSO I PAD O_CSO
```

```
CHIP.v
CORE.v
             "bisr_mem.v"
                            (CHIP-Level Declaration)
  module CHIP(I_read_threshold,I_DI_S,I_
   , I_CS_S, I_OE_S, I_bira_en, I_test_do
, O_bira_out_valid,O_addr_change, I_se
     input [3:0] I_read_threshold;
     input [63:0] I_DI_S;
input [12:0] I_ADDR_S;
     input [1:0] I_bisr_mode;
input I_clk, I_rst, I_ams, I_CSI, I_
     output O_cmd_done, O_BGO, O_CSO, O_s
             O_addr_change, O_so;
     wire [3:0] read_threshold;
     wire [63:0] DI_S:
     wire [12:0] ADDR_S;
     wire [1:0] bisr_mode;
     wire clk, rst, ams, CSI, cmd_en, WEN
    wire cmd_done, BGO, CSO, shift_en, u
addr_change, se, (GORE-tevel Design)
  bisr_mem bisr_mem ( clk, rst, ams, CSI
            OE_S, DI_S, ADDR_S, bira_en,
            shift_en, unrepaired, done, b
  PDIDGZ PAD_clk (.PAD(I_clk), .C(clk))
  PDIDGZ PAD_rst (.PAD(I_rst), .C(rst))
  PDIDGZ PAD_ams (.PAD(I_ams), .C(ams))
  PDIDGZ PAD_CSI (.PAD(I_CSI), .C(CSI))
                              (IO PAD Declaration)
```


How To Choose the IO PAD

- ☐ You can reference the Databook of the IO PAD in CIC Design Kit
- ☐ Generally, the "PDIDGZ" is used as the input PAD
- ☐ Trade-off when considering the output PAD Ex:
 - High driving → SSN ↑
 - Low driving → Delay ↑
- Note that the loading of the CIC tester is 40pf

[REF: TPZ973G TSMC 0.18um Standard I/O Library Databook, Version 240a, December 10, 2003]

Cell Name	Path	Parameter	Groupl	Group2	Group3
PDO02CDG			(< 20.00000)pf	(20.00000-70.00000)pf	(> 70.00000)pt
	I⊷FAD	t _{PLH}	2.5270+0.2584*Cload	2.5400+0.2580*Cload	2.5267+0.2583*Clos
		t _{PHL}	2.0840+0.2787*Cload	2.0700+0.2790*Cload	2.0833+0.2787*Clos
Cell Name	Path	Parameter	Groupl	Group2	Group3
PDO84CDG	1 4111		(< 20.00000)pf	(20.00000-70.00000)pf	(> 70.00000)pf
	I⊷FAD	t _{PLH}	2.1950+0.1292*Cload	2.1980+0.1291*Cload	2.1767+0.1293*Clos
		t _{PHL}	1.8650+0.1403*Cload	1.8830+0.1394*Cload	1.8867+0.1393+Clo
Cell Name	Path	Parameter	Groupl	Group2	Group3
PDOSCDG	1 401		(< 40.00000)pf	(40.00000-100.00000)pf	(> 100.00000)p
	I⊷FAD	t _{PLH}	2.4200+0.0651*Cload	2.4440+0.0646*Cload	2.4490+0.0645*Clo
		t _{PHL}	2.1400+0.0721*Cload	2.2430+0.0698*Cload	2.2630+0.0696*Clo
Cell Name	Path	Parameter	Groupl	Group2	Group3
PDO12CDG	1 4(11	1 at attleter	(< 40.00000)pf	(40.00000-100.00000)pf	(> 100.00000)p
	I⊷PAD	t _{PLH}	2.7010+0.0457*Cload	2.8060+0.0433*Cload	2.8280+0.0431*Clos
		t _{PHL}	2.3840+0.0523*Cload	2.5930+0.0477*Cload	2.6840+0.0467*Clos
Cell Name	Path	Parameter	Groupl	Group2	Group3
PDO16CDG	2	2 11 1111111111	(< 50.00000)pf	(50.00000-120.00000)pf	(> 120.00000)p
	I⊷FAD	t _{PLH}	3.0230+0.0339+Cload	3.1815+0.0330+Cload	3.2480+0.0324+Clo
		t _{PHL}	2.6615+0.0411*Cload	2.8910+0.0370*Cload	3.0548+0.0354*Clo
Cell Name	Path	Parameter	Groupl	Group2	Group3
PDO24CDG	2		(< 50.00000)pf	(50.00000-120.00000)pf	(> 120.00000)p
	I⊷₹AD	t _{PLH}	3.5425+0.0293*Cload	3.8240+0.0244+Cload	4.0332+0.0224*Clo

Synthesis Flow



Getting Started

- □ Prepare Files:
 - *.v files
 - *.db files (i.e. memory is used)
 - Synthesis script file (i.e. described later)


linux %> source /APP/cshbank/synthesis.csh

linux %> source /APP/verdi/CIC/debussy.cshrc

linux %> dv -db_mode& (DB Mode)


Or

linux %> dv& (XG Mode)



(GUI view of the Design Vision)

- Read netlists or other design descriptions into Design Compiler
- ☐ File/Read
- Supported formats
 - Verilog: .v
 - VHDL: .vhd
 - System Verilog: .sv
 - EDIF
 - PLA (Berkeley Espresso): .pla
 - Synopsys internal formats:
 - □ DB (binary): .db
 - ☐ Enhance db file: .ddc
 - Equation: .eqn
 - ☐ State table: .st



{ Command Line }-

read_file -format verilog file name

PAD Parameters Extraction

- □ Input PAD
 - Input delay
 - Input driving
- Output PAD
 - Output delay
 - Output loading

current design CHIP

current design CORE

```
(delay, driving) CORE.v (delay, loading)
```

characterize [get cells CORE]

```
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {ADDR_S[0]}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {bira_en}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {test_done}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {bisr_mode[1]}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {bisr_mode[0]}]
set_load -pin_load 0.06132 [get_ports {cmd_done}]
set_load -pin_load 0.06132 [get_ports {EMGO}]
set_load -pin_load 0.06132 [get_ports {Shift_en}]
set_load -pin_load 0.06132 [get_ports {thire_pa}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {thire_pa}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {thire_pa}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {thire_pa}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {thire_pa}]
set_driving_cell -lib_cell PDIDGZ -library tpz973gbc -pin C -from_pin PAD \
-no_design_rule [get_ports {thire_pa}]
```


(chip_const.tcl)


```
Command Line }
```

write_script -format dctcl -o chip_const.tcl

Uniquify

- Select the most top design of the hierarchy
- □ Hierarchy/Uniquify/Hierarchy





```
design_vision-xg-t> uniquify
Removing uniquified design 'b_to_g'.
Removing uniquified design 'SYN_DEC_8'.
   Uniquified 2 instances of design 'b_to_g'.
   Uniquified 8 instances of design 'SYN_DEC_8'.
```

(Design View)

(Log Window)

uniquify Command Line }


Design Environment

Setting Design Environment

- Setting Operating Environment
- □ Setting Input Driving Strength
- Setting Output Loading
- □ Setting Input/Output Delay
- Setting Wire Load Model

Setting Operating Condition

Attributes/Operating Environment/Operating Conditions









{ Command Line }

set_operating_conditions -max "slow" -max_library "slow" -min "fast"\
-min library "fast"

Setting Drive Strength/Input Delay for PADs

Assume that we use the input PAD "PDIDGZ"






-{ Command Line }-

set_drive [expr 0.288001] [all_inputs]
set_input_delay [expr 0.34] [all_inputs]

Setting Load/ Output Delay for PADs


☐ Assume that we use the output PAD "PDO24CDG"



```
set_load [expr 0.06132] [all_outputs]
set_output_delay [expr 2] [all_outputs]
```

Setting Wire Load Model

Attributes/Operating Environment/Wire Load



{ Command Line }_

set_wire_load_model -name "tsmc18_wl10" -library "slow"
set_wire_lode_mode "top"


Clock Constraints

Setting Clock Constraints

- Period
- Waveform
- Uncertainty
 - Skew
- Latency
 - Source latency
 - Network latency
- Transition
 - Input transition
 - Clock transition
- □ Combination Circuit Maximum Delay Constraints

Sequential Circuit → Specify Clock

- ☐ Select the "clk" pin on the symbol
- ☐ Attributes/Specify Clock



- set_fix_hold: respect the hold time requirement of all clocked flip-flops
- set_dont_touch_network: do not re-buffer the clock network


Specify Clock Clock name: clk Port name: | 🕒 □ Remove clock Clock creation Period: 10 Edae Value Add edge pair 5,000 Remove edge pair 10.000 Invert wave form 5.00 Fix hold Don't touch network Cancel Apply

creat_clock -period 10 [get_ports clk]
set_dont_touch_network [get_clocks clk]
set_fix_hold [get_clocks clk]

Setting Clock Skew

Different clock arrival time

Ex:



experience

Small circuit: 0.1 ns

■ Large circuit: 0.3 ns

memory_8k_64_2r_2c/aru/U488/Y (MXI4X1)	0.40	10.69 r
memory_8k_64_2r_2c/aru/U668/Y (NOR2X1)	0.09	10.77 f
memory 8k 64 2r 2c/aru/data_in_sc[0] (aru)	0.00	10.77 f
memory_8k_64_2r_2c/sc_memory/D[0] (sc_memory)	0.00	10.77 f
data arrival time		10.77
clock clk (rise edge)	10.00	10.00
clock network delay (ideal)	1.00	11.00
clock uncertainty	-0.10	10.90
memory_8k_64_2r_2c/sc_memory/CLK (sc_memory)	0.00	10.90 r
library setup time	-0.12	10.78
data required time		10.78
data required time		10.78
data arrival time		-10.77
slack (MET)		0.00


(Timing Report)

Command Line }____

set_clock_uncertainty 0.1 [get_clocks clk]

Setting Clock Latency

- ☐ Source latency is the propagation time from the actual clock origin to the clock definition point in the design
- This setting can be avoid if the design is without the clock generator
 Ex:



- experience
 - Small circuit: 1 ns
 - Large circuit: 3 ns


set_clock_latency 1 [get_clocks clk]

Setting Ideal Clock

- ☐ Since we usually let the clock tree synthesis (CTS) procedure performed in the P&R (i.e. set_dont_touch_network), the clock source driving capability is poor
- ☐ Thus, we can set the clock tree as an ideal network without driving issues
 - Avoid the hazard in the timing evaluation

__{ Command Line }_____cks clk1


Setting Clock Transition



- experience
 - < 0.5ns
 - CIC tester: 0.5 ns

Combination Circuit - Maximum Delay Constraints

- ☐ For combinational circuits primarily (i.e. design with no clock)
 - Select the start & end points of the timing path
 - Attributes/Optimization Constraints/Timing Constraints




Design Rule Constraints

Setting Design Rule Constraints

- □ Area Constraint
- □ Fanout Constraint

Setting Area/ Fanout Constraint

- ☐ Attributes/Optimization Constraints/Design Constraints
- If you only concern the circuit area, but don't care about the timing
 - You can set the max area constraints to 0




```
set_max_area 0
set_max_fanout 50 [get_designs CORE]
```


Compile the Design

Compile the Design

□ Design/Compile Design







Command Line }

compile -map_effort high -boundary_optimization

Example for DFT Insertion

DFT Insertion

```
{ Command Line }-
####DB mode####
set dft configuration -autofix
                                                                             DB
set dft configuration -shadow wrapper
                                                                            Mode
set scan configuration -style multiplexed flip flop
set scan configuration -clock mixing no mix
set scan configuration -methodology full scan
set scan signal test scan in -port si
set_scan_signal test_scan_out -port so
set scan signal test scan enable -port se
set_dft_signal test_mode -port scantest
set test hold 0 rst
set test hold 1 scantest
set test hold 1 se
create_test_clock -period 100 -waveform [list 40 60] [find port "clk"]
set_port_configuration -cell RA1SHD256x8 -clock clk
set_port_configuration -cell RA1SHD256x8 -port "Q" -tristate -read {"OEN" 0} -clock clk
set port configuration -cell RA1SHD256x8 -port "A" -write {"WEN" 0} -clock clk
set_port_configuration -cell RA1SHD256x8 -port "D" -write {"WEN" 0} -clock clk
set wrapper element RA1SHD256x8 -type shadow
set wrapper element FJU MEM -type shadow
set fix multiple port nets -all -constants -buffer constants [get designs *]
insert dft
```

Example for DFT Insertion (Cont')

```
Command Line }—
####XG mode####
                                                                            XG
create port -dir in scan in
                                                                           Mode
create port -dir out scan out
create port -dir in scan en
compile -scan -boundary optimization
set scan configuration –internal clocks single –chain count 1 –clock mixing no mix
set dft signal -view exist -type TestClock -timing {45 55} -port {clk}
set dft signal -view exist -type Reset -active 1 -port reset
set_dft_signal -view spec -type ScanEnable -port scan_en -active 1
set_dft_signal -view spec -type ScanDataIn -port scan_in
set dft signal -view spec -type ScanDataOut -port scan out
set scan path chain1 -view spec -scan data in scan in -scan data out scan out
create test protocol
dft drc
preview dft -show scan clocks
set false path -from [get ports scan en]
insert dft
```

Compile After DFT

Compile After DFT

compile -scan
check_scan
report_test -scan_path
estimate_test_coverage

☐ The fault coverage will be shown as below:

Uncollapsed Stuck Fault Su	ımmary Re	eport
fault class	code	#faults
Detected	DT	24997
Possibly detected	171	
Undetectable	475	
ATPG untestable	1822	
Not detected	ND	165
total faults		27630
test coverage		92.37%
fault coverage		90.78%
Pattern Summary Rep	ort	
#internal patterns		227
#basic_scan patterns		227

Assign Problem

□ The syntax of "assign" may cause problems in the LVS

```
assign \A[19] = A[19];
assign \A[18] = A[18];
assign \A[17] = A[17];
assign \A[16] = A[16];
assign \A[16] = A[15];
assign ABSVAL[19] = \A[19];
assign ABSVAL[17] = \A[17];
assign ABSVAL[16] = \A[16];
assign ABSVAL[15] = \A[16];
```

```
set_fix_multiple_port_nets -all -constants -buffer_constants [get_designs *]
```

Floating Port Removing

Due to some ports in the standard cells are not used in your design

{ Command Line }-

remove_unconnected_ports -blast_buses [get_cells -hierarchical *]

Chang Naming Rule Script

Naming Rule Changing

- Purpose: Let the naming-rule definitions in the gate-level netlist are the same as in the timing file (e.g. *.sdf file)
 - Also, the wrong naming rules may cause problems in the LVS

```
set bus_inference_style {%s[%d]}
set bus_naming_style {%s[%d]}
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "A-Z a-z 0-9_" -max_length 255 -type cell
define_name_rules name_rule -allowed "A-Z a-z 0-9_[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\\*""cell\\\\*""cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule
```

- ☐ Five design files:
 - *.spf: test protocol file for ATPG tools (i.e. TetraMax)
 - *.sdc: timing constraint file for P&R
 - *.vg: gate-level netlist for P&R
 - *.sdf: timing file for Verilog simulation
 - *.db: binary file (i.e. all the constraints and synthesis results are recorded)

```
write_test_protocol -f stil -out "CHIP.spf"
write_sdc CHIP.sdc
write -format verilog -hierarchy -output "CHIP.vg"
write_sdf -version 1.0 CHIP.sdf
write -format db -hierarchy -output "CHIP.db"
```

Synthesis Report

- Report Design Hierarchy
- □ Report Area
- Design View
- □ Report Timing
- Critical Path Highlighting
- □ Timing Slack Histogram

Report Design Hierarchy

- Hierarchy report shows the component used in your each block & its hierarchy
- □ Design/Report Design Hierarchy

```
Report.1 - Hierarchy
                                                              _ 🗆 ×
Report : hierarchy
Design : bisr_mem
Version: X-2005.09-SP4
Date : Fri Jul 27 14:53:58 2007
Information: This design contains unmapped logic. (RPT-7)
bisr mem
    GTECH OR2
                                         gtech
   bisr
        GTECH AND2
                                         gtech
        GTECH BUF
                                         gtech
        GTECH NOT
                                        gtech
        bira top
            GTECH AND2
                                         qtech
            GTECH NOT
                                        qtech
            GTECH OR2
                                        qtech
            bitmap
                GTECH_AND2
                                         gtech
                GTECH_AND3
                                         gtech
                GTECH AND4
                                         gtech
                GTECH BUF
                                         qtech
                GTECH NOT
                                         qtech
                GTECH OR2
                                         qtech
```

Report Area

□ Design/Report Area

```
(0.18um Cell-Library: 1 gate ≈ 10 um<sup>2</sup>)
Report : area
                                                      (0.13um Cell-Library: 1 gate ≈ 5 um<sup>2</sup>)
Design : bisr mem
Version: X-2005.09-SP4
Date : Fri Jul 27 15:31:16 2007
Library(s) Used:
    qtech (File: /usr/cad/synopsys/synthesis/cur/libraries/syn/qtech.db)
    USERLIB (File: /usr4/grad92/zwtseng/dv training/RTL/MEM/DB/memory 8k 32 fast@-40C syn.db)
    USERLIB (File: /usr4/grad92/zwtseng/dv training/RTL/MEM/DB/sc memory fast@-40C syn.db)
    USERLIB (File: /usr4/grad92/zwtseng/dv training/RTL/MEM/DB/sr memory fast@-40C syn.db)
                              105
Number of ports:
Number of nets:
                              248
Number of cells:
Number of references:
Combinational area:
                             0.000000
                          3271507.000000 (um²)
Noncombinational area:
Net Interconnect area:
                            undefined (No wire load specified)
Total cell area:
                          3271507.000000
Total area:
                            undefined
Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)
```

Design View


□ List/Design View

All the block area are listed!!

Ex:


		n arca a		
array_or	851.558	undefined	undefined	undefined
bitmap	15501	undefined	undefined	undefined
bisr_mem	3.34175e+06	undefined	undefined	undefined
memory_8k	3.29505e+06	undefined	undefined	undefined
aru	77 17.25	undefined	undefined	undefined
remapping	4440.74	undefined	undefined	undefined
address_de		undefined	undefined	undefined
finj	1293.97	undefined	undefined	undefined
bisr	46686	undefined	undefined	undefined
bira_top	26953.8	undefined	undefined	undefined
remap	8016.62	undefined	undefined	undefined
remap_DW	192.931	undefined	true	false
multi_bit	1593.35	undefined	undefined	undefined
bitmap_DW	83.16	undefined	undefined	undefined
fsm	1816.21	undefined	undefined	undefined
bist	174 13.7	undefined	undefined	undefined
tpg	15151.8	undefined	undefined	undefined
ADDR	2421.62	undefined	undefined	undefined
ADDR_DW	435.758	undefined	true	false
ADDR_DW	472.349	undefined	true	false
CMP	9433.67	undefined	undefined	undefined
DATA	219.542	undefined	undefined	undefined
DECO	804.989	undefined	undefined	undefined
ROM	1147.61	undefined	undefined	undefined
ctr	2261.95	undefined	undefined	undefined

Report Timing



Critical Path Highlighting

□ View/Highlight/Critical Path



Timing Slack Histogram

Timing/Endpoint Slack Totally 190 paths are in the slack range between 0 to 1.78 Endpoint Slack Ex: Delay type: max **Endpoint Slack** Binning settings 200 Number of bins: 8 190 Resolution 150 <= Slack <= | 126 ☐ Lower bound strict □ Upper bound strict 100 Histogram settings Y maximum: (autoscale) 🚔 61 59 59 Histogram title: Endpoint Slack 50 36 X-axis title: Slack Y-axis title: Number of Paths 1.78 3.56 5.34 7.12 8.9 10.68 14.24 OK Cancel <u>Apply</u> 0.211841 14,1784 (Worst) Slack (Best)

Edit Your Own Script File

- For convenient, you should edit your own synthesis script file.

 Whenever you want to synthesis a new design, you just only change some parameters in this file.
- □ Execute Script File
 - Setup/Execute Script
 - Or use "source your_ script.dc" in dc_shell command line

```
#set cycle 10
#set t_in 5
#set t_out 0.5
#set in_pad_delay 0.34
#set out pad delay 0.96
##############$et Current Design###########################
current_design bisr_mem
uniquify
set_operating_conditions -max "slow" -max_library "slow" -min "fast"\
-min_library "fast"
set_wire_load_model -name "tsmc18_wl10" -library "slow"
set_wire_load_mode "top"
create_clock -period 10 [get_ports clk]
set_dont_touch_network [get_clocks clk]
set_fix_hold [get_clocks clk]
set_clock_uncertainty 0.1 [get_clocks clk];
set_clock_latency 1 [get_clocks clk];
set_ideal_network [get_ports clk]
set_input_transition -max 0.5 [all_inputs];
##############In/Out Delay, Driving, and Loading Settings######
set_input_delay [expr 0.34] -clock clk [all_inputs]
set_input_delay [expr 0.34] -clock clk [get_ports clk]
#set_input_delay [expr 1+0.34] -clock clk [get_ports clk]
set_output_delay [expr 0.5+1.5] -clock clk [all_outputs]
set_load [expr 0.06132] [all_outputs]
set_drive [expr 0.288001] [all_inputs]
set_max_fanout 50 [get_designs bisr_mem]
#set max area 0
################Avoid Multi-Instance Wrning#####################
```


Gate-Level Simulation

Include the Verilog model of standard cell and gate-level netlist to

your test bench



☐ Add the following Synopsys directives to the test bench



Simulation-Based Power Estimation Using PrimePower

<.synopsys_pp.setup> File

Modify the <.synopsys_dc.setup> file, and then save as <.synopsys_pp.setup >

Add the path where you put this file

```
######0.18um
                     "/usr1/teacher/jfl//cell_lib/CBDK018_TSMC_Artisan/CIC/SynopsysDC $search_path"
set search_path
                     "/usr/cad/synopsys/synthesis/cur/libraries/syn $search_path'
set search_path
                     "/usr1/teacher/j/li/cell_lib/CBDK018_TSMC_Artisan/orig_lib/aci/sc/symbols/synop
set search_path
                     "/usr4/grad92/zwtseng/HOY/rom_base_bist/8_bit_bist/bist_256x8_with_ECC/0331_bis
set search_path
set search bath
                      ######with MEM####
                     "HTW_BISD.db RA1SHD256x8_fast@-40C_svn.db RA1SHD256x8_fast@OC_svn.db RA1SHD256x
set link_library
                     "RA1SHD256x8_fast@-40C_syn.db RA1SHD256x8_fast@0C_syn.db RA1SHD256x8_typical_sy
set target_library
######without MEM####
                     "tsmc18.sdb"
set symbol_library
                                        Delete the directives
```

(.synopsys_pp.setup)

VCD File Generation

☐ Add the following Synopsys directives to the test bench

```
initial
begin
  $dumpfile("bisr_mem.vcd");
  $dumpvars;
end
```

☐ Then, run the Verilog simulation

Instructions


```
    □ linux %> source /APP/cshbank/primepower.csh
    □ linux %> pp_shell
    □ pp_shell> read_verilog CORE.vg
    □ pp_shell> current_design CORE
    □ pp_shell> read_vcd -strip_path test/CORE CORE.vcd
    □ pp_shell> read_vcd -strip_path test/CORE CORE.vcd
    □ pp_shell> set_waveform_options -interval 1 -format fsdb -file pwr1 Resolution Waveform Waveform
    □ pp_shell> calculate_power -waveform -statistics Format File Name
    □ pp_shell> report_power -file pwr_rpt -hier 2
    Power Report Estimation File Name Hierarchy
```

Power Report

Ex:

```
Definitions:
   Total Power
                  = Dynamic + Leakage
   Dynamic Power = Switching + Internal
   Switching Power = load capacitance charge or discharge power
   Internal Power = power dissipated within a cell
   X-tran Power = component of dynamic power-dissipated into x-transitions
                = component of dynamic power-dissipated into detectable
   Glitch Power
                 glitches at the nets
   Leakage Power = reverse-biased junction leakage + subthreshold leakage
            Instance_Name (Cell_Name) #_of_States
                    Leakage
                              Switching Internal X-tran
Total
           Dynamic
          Power
                    Power
                                         Power
 Power
                               Power
                                                  Power
                                                             Power
 in Watt
          in Watt
                    in Watt
                               in Watt
                                         in Watt
                                                  in Watt
                                                             in Watt
           (% of Tot) (% of Tot) (% of Dyn) (% of Dyn) (% of Dyn) (% of Dyn)
                    ----- Instances -----
     ---- 0  pp_root (,) 71517932
 2.596e-04 2.592e-04 4.558e-07 8.722e-06 2.504e-04 1.561e-08 3.207e-07
           (99,82%) (0,18%) (3,37%) (96,63%) (0,01%) (0,12%)
 *---- 1 HTW_BISD (HTW_BISD) 71517932
 2.596e-04 2.592e-04 4.558e-07 8.722e-06 2.504e-04 1.561e-08 3.207e-07
           (99.82%) (0.18%) (3.37%)
                                       (96,63%) (0.01%) (0.12%)
--*---- 2 HTW BISD/BISD (BISD) 53627079
 1.948e-04 1.944e-04 3.621e-07 7.789e-06 1.867e-04 1.485e-08 2.986e-07
           (99,81%) (0.19%) (4.01%) (95,99%) (0.01%) (0.15%)
 --*--- 3 HTW_BISD/BISD/BISD_top (BISD_top) 23228922
 8.787e-05 8.771e-05 1.603e-07 2.217e-06 8.549e-05 1.460e-08 5.682e-08
           (99,82%) (0.18%) (2.53%) (97,47%) (0.02%) (0.06%)
 ---*--- 4 HTW_BISD/BISD/BISD_top/m1 (bit_map) 13505944
 5.174e-05 5.164e-05 1.040e-07 7.136e-07 5.092e-05 1.348e-08 9.382e-10
           (99.80%) (0.20%) (1.38%) (98.62%) (0.03%) (0.00%)
```

Power Waveforms



☐ For example, the figure shows the power waveforms of the BIST execution. We can observe that the power varies drastically while the memory is accessed

Artisan Memory Compiler

Overview


☐ Artisan SRAM Types:

Generator	Product Name	Executable
High-Speed/Density Single-Port SRAM	SRAM-SP	ra1sh
High-Speed/Density Dual-Port SRAM	SRAM-DP	ra2sh
High-Density Single-Port SRAM	SRAM-SP-HD	ra1shd
High-Density Dual-Port SRAM	SRAM-DP-HD	ra2shd
Low-Power Single-Port SRAM	SRAM-SP-LP	ra1shl

[REF: Artisan User Manual]

- ☐ Only ra1shd and ra2sh are supported in school
- ☐ Generated files:
 - Memory Spec. (i.e. used for layout-replacement procedure in CIC flow)
 - Memory Data Sheet
 - Simulation models: Verilog Model & VHDL Model
 - Memory Libraries for P&R: Synopsys Model & VCLEF Footprint
 - Timing Files: TLF Model & PrimeTime Model

Pin Descriptions for Single-Port SRAM




Name	Type	Description	
Basic Pins			
CLK	Input	Clock	
WEN[*]	Input	Write enable, active low. *If word-write mask is enabled, this becomes a bus	
CEN	Input	Chip enable, active low	
OEN	Input	Tri-state output enable	
A[m-1:0]	Input	Address (A[0]=LSB)	
D[n-1:0]	Input	Data inputs (D[0]=LSB)	
Q[n-1:0]	Output	Data outputs (Q[0]=LSB)	


Example for Word-Write Mask


- Word Width: 64 bits
 - Word Partition Size: 32 bits
 - Mask Width = WEN Width = 2
 - WEN[1:0]
 - ☐ 11: No write
 - ☐ 10: Write to LSB part
 - □ 01: Write to MSB part
 - 00: Write to the whole word

1.

WEN = 2'b11 word









Waveforms for Single-Port SRAM

□ Read Cycle




Waveforms for Single-Port SRAM (Cont')

□ Write Cycle



Getting Started

☐ linux %> ssh -l "user name" cae18.ee.ncu.edu.tw ← Connect to Unix (1-port RAM) unix%> ~jfli/cell_lib/CBDK018_TSMC_Artisan/CIC/Memory/ra1shd/bin/ra1shd (2-port RAM) unix%> ~jfli/cell_lib/CBDK018_TSMC_Artisan/CIC/Memory/ra2sh/bin/ra2sh





(GUI view of the Artisan)

Memory Spec Configuration (Example 1)


- Instance Name
- mem_32k
- □ Number of Words
- 1024
- Number of Bits
- 32
- ☐ Frequency <MHz>
- 100
- ☐ Ring Width <um>
- 2
- Multiplexer Width
- □ Drive Strength
- ☐ Word-Write Mask
 - ☐on ✓off
- □ Top Metal Layer
 - __m4 <u>√</u>m5 __m6
- Power Type
- ☐ Horizontal Ring Layer
 - __m1 __m2 √m3 __m4
- □ Vertical Ring Layer
 - __m2 __m3 √m4

Ex: 32k RAM (no mask write)






Memory Spec Configuration (Example 2)



File Generation (Method 1)

- Pop-up window
 - PostScript Datasheet (.ps)
 - ☐ Convert to PDF file: *ps2pdf *.ps*
 - ASCII Datatable (.dat)
 - Verilog Model (.v)
 - VHDL Model (.vhd)
 - Synopsys Model (.lib)
 - ☐ The default library name is "USERLIB"
 - PrimeTime Model
 - TLF Model
 - VCLEF Footprint (.vclef)



(File Selection)

File Generation (Method 2)

☐ From the menu





dialog

PostScript Datasheet

✓ ASCII Datatable✓ Verilog Model✓ VHDL Model

✓ Synopsys Model

✓ VCLEF Footprint

None

Generate

GDSII Layout


LVS Netlist

All

Default

✓ TLF Model

✓ PrimeTime Model



The memory spec. file will be used for the Layout Replacement procedure in the CIC server



Invert

Close

LAB