



# *Digital Integrated Circuits*

## *A Design Perspective*

Jan M. Rabaey  
Anantha Chandrakasan  
Borivoje Nikolic


## Designing Sequential Logic Circuits

*April 15, 2004*

# *Class Notes*

- ❑ Pls. Respond to “Move Final” email
- ❑ Pls. Don’t fall behind on project.
- ❑ Policy on Project Collaboration
  - Discussions welcome!
  - Reverse-engineering welcome!
  - Copying binary layouts NOT welcome!
  - We will compare your final cell layouts


# Master-Slave (Edge-Triggered) Register




Two opposite latches trigger on edge  
Also called master-slave latch pair

# Master-Slave Register


Multiplexer-based latch pair




# Clk-Q Delay



# Setup Time




(a)  $T_{setup} = 0.21$  nsec




(b)  $T_{setup} = 0.20$  nsec


# Reduced Clock Load Master-Slave Register



# Avoiding Clock Overlap



(a) Schematic diagram





(b) Overlapping clock pairs



# Overpowering the Feedback Loop — Cross-Coupled Pairs

NOR-based set-reset





$S$	$R$	$Q$	$\bar{Q}$
0	0	$Q$	$\bar{Q}$
1	0	1	0
0	1	0	1
1	1	0	0

Forbidden State


# Cross-Coupled NAND

Cross-coupled NANDs




This is not used in datapaths any more,  
but is a basic building memory cell

# Sizing Issues




Output voltage dependence  
on transistor width




Transient response

# Storage Mechanisms


Static




Dynamic (charge-based)




# *Making a Dynamic Latch Pseudo-Static*



# More Precise Setup Time




(a)



(b)


# Setup/Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)



# Setup/Hold Time Illustrations


## Circuit before clock arrival (Setup-1 case)






# Setup/Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

## Circuit before clock arrival (Setup-1 case)




# Setup/Hold Time Illustrations

## Hold-1 case




# Setup/Hold Time Illustrations

## Hold-1 case




# Setup/Hold Time Illustrations

## Hold-1 case




# Setup/Hold Time Illustrations

## Hold-1 case




# Setup/Hold Time Illustrations

## Hold-1 case






# Other Latches/Registers: C<sup>2</sup>MOS




“Keepers” can be added to make circuit pseudo-static

# *Insensitive to Clock-Overlap*




(a) (0-0) overlap




(b) (1-1) overlap

# Pipelining



Reference



Pipelined

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log( a_1 + b_1 )$
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log( a_2 + b_2 )$
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log( a_3 + b_3 )$