



1. $2\lambda = 4\text{nm}$, '1' \rightarrow '0' transition.




2pts (including Elmore delay model equation)



many other combinations

3. footed or unfooted dynamic gate + $G = g_1 \cdot g_2$

$P = P_1 + P_2$



- TR level ckt: 3pts
 - sizing: 4pts
 - G : 3pts
 - P : 3pts
- during $\phi = \phi$ or average

4. Symptom: Q can be stuck at '1' 3pts

principle: Leakage 3pts



Solution: a feedback Latch. at the output 4pts

5. timing diagram 5pts

equation 5pts



6.



a) t_{cq}

assume: 2x inverters are used except the output inverter of Q (no load!!)

$t_{cq} = \text{delay}(\Sigma(T_{\text{gate}} + 2x \text{ inverter} + 1x \text{ inverter}))$

$T_{\text{gate delay}} = \frac{\text{channel length}}{\text{carrier velocity}} = \frac{45 \text{ nm}}{10^8 \text{ cm/s}} = 4.5 \times 10^{-11} \text{ m/s} = 45 \text{ ps}$

$2x \text{ inverter} = \frac{R}{2}(6C + 3C) = \frac{R}{2}9C = 9 \text{ ps} = 7.5 \text{ ps}$

$1x \text{ inverter} = 3RC = 3 \text{ ps}$

$= (45 + 9 + 3) \text{ ps} = 57 \text{ ps} = 55.5 \text{ ps}$

$t_{\text{hold}} \Rightarrow \text{delay}(\Sigma T_{\text{gate}} + 2x \text{ inverter} + 2x \text{ inverter (feedback loop)})$

$\text{delay of } 2x \text{ inverter at the feedback loop}$

$= \frac{R}{2}(6C + 10C) = 8 \text{ ps}$

$\therefore t_{\text{hold}} = (45 + 9 + 8) \text{ ps} = 62 \text{ ps}$

$t_{\text{su}} = \text{delay}(\Sigma 2x \text{ inverter} + T_{\text{gate}} + 2x \text{ inverter} + 2x \text{ inverter (feedback)})$

$2x \text{ inverter} = \frac{R}{2}(6C + 10C) = 8 \text{ ps}$

$2x \text{ inverter} = \frac{R}{2}(6C + 10C + 6C) = 11 \text{ ps}$


$2x \text{ inverter} = \frac{R}{2}(6C + 10C) = 8 \text{ ps}$

$\therefore t_{\text{su}} = 27 \text{ ps} + 45 \text{ ps} = 72 \text{ ps}$




c) $s = \bar{a}b + a\bar{b}$


(14)



$t_{pd(r)} =$



$\Rightarrow 8RC + 15RC = 23RC + 3RC = 26ps$



$t_{pd(r)} = R \cdot (6C + 3C) = 9ps$

$\therefore t_{pd} \text{ of HA} = 26ps$ 7 pts

$t_{cd} \text{ of HA} = 9ps$ 7 pts

d) $f_{max} = \frac{1}{t_{cq} + t_{pd} + t_{su}} = \frac{1}{(15 + 26 + 2)ps} = \frac{1}{43ps} = 6.14MHz$

e) $t_{cd} \geq t_{hold} - t_{cq}$

$26ps > 60.8ps - 5.5ps = 55.3ps$

\therefore this block (does not have) the hold time constraint satisfies