



1. a) g_{NR1} , g_{NR2} , g_I

1. b) G , H , F

1. c) $f = \frac{1}{n^3}$

1. d) Width of $NR1$, $NR2$, and I


1. e) $Z = ABC\bar{D}$, assume \bar{D} is available, and RC delay model is applied.
 $D = NF + P$ for 1-stage logic

$d = gh + p$
 using logical effort

comparison

2. a) T_{HNS}

Latches



Architecture

ScanIn chain

BIST

Enable BIST Block

4. test Vector
 $D: 0$
 $\phi: 0$
 $\phi: 1$
 Normal: node x floating $\rightarrow 0$
 SAI: $V_{DD} - V_A$

5. Architecture
 $P \bar{A} \bar{D}$
 $L \bar{F}$
 VCO
 N Counter

circuit

2

3

N Counter