

# Synthesis using Design Compiler with 0.13um Library

CSA & VLSI Lab.



Design: FIR\_FILTER

Tool : Synopsys Design compiler

Library: IDEC 0.13um

Operation CLK: 40MHz



#### Tcl\_example

- set top FIR\_FILTER
- set target\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_typ\_120\_p025.db
- set link\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_typ\_120\_p025.db
- set symbol\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_veri.sdb
- # you must check library path (in SUN29 Marchine)
- read\_verilog ../src/FIR\_FILTER.v
- analyze -format verilog ../src/FIR\_FILTER.v
- # must defined by your environment ( check the path again!!!)
- current\_design \$top
- link
- uniquify
- set\_fix\_multiple\_port\_nets -all -buffer\_constants



#### Tcl\_example

- ## AREA ##
- set\_max\_area 100000
- ## CLOCK ##
- create\_clock -period 25 [get\_ports CLK]
- set\_clock\_uncertainty -setup 0.5 [get\_clocks CLK]
- set\_clock\_latency -source 0.2 [get\_clocks CLK]
- set\_clock\_latency -max 0.1 [get\_clocks CLK]
- set\_clock\_transition 0.25 [get\_clocks CLK]
- set\_dont\_touch\_network [get\_clocks CLK]
- ## INPUT DELAY ##
- set\_input\_delay -max 8 -clock CLK [all\_inputs]
- remove\_input\_delay [get\_ports CLK]
- ## OUTPUT DELAY##
- set\_output\_delay -max 8 -clock CLK [all\_outputs]
- ## OUTPUT PORT LOAD ##
- set\_load 0.003 [all\_outputs]
- ## INPUT PORT TRANSITION ##
- set\_input\_transition 0.4 [all\_inputs]
- remove\_driving\_cell [get\_ports CLK]
- # Caution : check the CLK port name : it distinguish whether capital or not
- # Must redefine your design stretegy

## ## MAX CAPACITANCE ## set\_max\_capacitance 3 [all\_designs]

#### Tcl\_example

- ## MAX TRANSITION and FANOUT ##
- set\_max\_transition 0.55 [all\_designs]
- set max fanout 15 [all designs]
- ## OPERATING CONDITIONS ##
- set worst V165WTP1250
- set best V195BTN0400
- set typical V180TTP0250
- # COMPILE #
- compile -auto\_ungroup delay -boundary -map\_effort high
- remove\_unconnected\_ports [find -hierarchy cell {\*}] -blast\_buses
- current\_design \$top
- report\_port -verbose
   > ./log/\$top.report\_port\_verbose.log
- report\_design > ./log/\$top.report\_design.log
- report\_constraint
- report\_constraint -verbose
   > ./log/\$top.report\_verbose.log
- report\_constraint -all\_violators
   > ./log/\$top.report\_all\_violators.log
- report\_timing -delay max > ./log/\$top.report\_delay\_max.log
- report\_timing -delay min > ./log/\$top.report\_delay\_min.log
- report\_area > ./log/\$top.report\_area.log
- report\_power > ./log/\$top.report\_power.log
- report\_clock > ./log/\$top.report\_clock.log
- change\_name -h -rule verilog > ./log/change\_names.v
- write -f verilog \$top -h -o ./db/\$top.v
- write\_sdf -version 1.0 ./db/\$top.sdf
- write\_sdc ./db/\$top.sdc



**Synthesis** 

Netlist PAD (208pin)

**Synthesis** Again

Netlist modification (pad part)



#### \_PAD module example

```
module FIR_FILTER_PAD ( RESET, CLK, WR, iDATA, oDATA );
 input [15:0] iDATA;
 output [38:0] oDATA;
 input RESET, CLK, WR;
 wire wRESET, wCLK, wWR;
 wire [15:0] wiDATA;
 wire [38:0] woDATA;
 FIR_FILTER FIR1 ( .RESET(wRESET), .CLK(wCLK), .WR(wWR), .iDATA(wiDATA),
     .oDATA(woDATA));
          vssoh
                      pad1();
               vssoh pad2();
               vssoh pad3();
               vssoh pad4();
 phic pad33 ( .PAD(iDATA[0]), .PI(1'b0),
                                           .PO(), .Y(wiDATA[0]));
 phic pad34 ( .PAD(iDATA[1]), .PI(1'b0),
                                           .PO(), .Y(wiDATA[1]));
 phic pad35 ( .PAD(iDATA[2]), .PI(1'b0),
                                           .PO(), .Y(wiDATA[2]) );
 phic pad36 ( .PAD(iDATA[3]), .PI(1'b0),
                                           .PO(), .Y(wiDATA[3]) );
// Given to you "FIR FILTER PAD.v"
// Refer to the pdf file in the STD150_IO in the manual folder for more detailed info. about PAD cell
```



#### Tcl\_Example(syn. with pad)

- set top FIR FILTER PAD
- # check the top module name is set as \_PAD module
- set target\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_typ\_120\_p025.db
- set link\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_typ\_120\_p025.db
- set symbol\_library /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_SYNOPSYS/syn/std150e\_veri.sdb
- read\_verilog ../src\_pad/FIR\_FILTER.v
- read\_verilog ../src\_pad/FIR\_FILTER\_PAD\_F.v
- analyze -format verilog ../src\_pad/FIR\_FILTER.v
- analyze -format verilog ../src\_pad/FIR\_FILTER\_PAD\_F.v
- # synthesis with pad
- current\_design \$top
- link
- uniquify
- set\_fix\_multiple\_port\_nets -all -buffer\_constants

į



#### Tcl\_Example(syn. with pad)

- ## AREA ##
- set\_max\_area 100000
- ## CLOCK ##
- create\_clock -period 25 [get\_ports CLK]
- set\_clock\_uncertainty -setup 0.5 [get\_clocks CLK]
- set\_clock\_latency -source 0.2 [get\_clocks CLK]
- set\_clock\_latency -max 0.1 [get\_clocks CLK]
- set\_clock\_transition 0.25 [get\_clocks CLK]
- set dont touch network [get clocks CLK]
- set\_ideal\_network [get\_clocks CLK]
- # Must insert this command !!!!!
- -> After synthesis, it should be modified as the command : set\_propagated\_clock [get\_clocks CLK] in the .SDC file
- ## INPUT DELAY ##
- set\_input\_delay -max 8 -clock CLK [all\_inputs]
- remove\_input\_delay [get\_ports CLK]
- ## OUTPUT DELAY##
- set\_output\_delay -max 8 -clock CLK [all\_outputs]
- # the other constraint can be same as the initial synthesis, but it can also be changed depending on the designer's strategy.



#### MUST: Pad cell reorganization

```
module FIR_FILTER_PAD ( RESET, CLK, WR, iDATA, oDATA );
 input [15:0] iDATA;
 output [38:0] oDATA;
 input RESET, CLK, WR;
       WRESET, WCLK, WWR;
        [15:0] WIDATA;
        [38:0] WODATA;
 FIR_FILTER FIR1 ( .RESET(wRESET), .CLK(wCLK), .WR(wWR), .iDATA(wiDATA),
       .oDATA(woDATA));
 vssoh p pad1 ( );
 vssoh p pad2 ( );
 vssoh_p pad3 ( );
 vssoh p pad4 ( );
 vdd33oph p pad5 ( );
 vdd33oph p pad6 ( );
 vdd33oph p pad7 ( );
 vssoh p pad8 ( );
 vssoh_p pad9 ( );
 vssoh p pad10 ( );
 vssiph p pad11 ( );
 vssiph p pad12 ( );
 vdd12ih core p pad13 ( );
 vdd12ih core p pad14 (
 vssiph_p pad15 ( );
 vssiph p pad16 (
 vssiph p pad17 (
 vssiph p pad18 (
 vssiph p pad19 ( );
 vdd12ih p pad20 ( );
 vdd12ih p pad21 ( );
 vssiph_p pad22 ( );
 vssiph p pad23 ( );
 vssiph p pad24 ( );
 vssiph p pad25 ( );
 vssiph p pad26
 vssiph p pad28 (
 vssiph p pad29 (
 vssiph p pad30 ( );
 vssiph_p pad31 ( );
 vssiph p pad32 ( );
 phic p pad33 ( .PAD(iDATA[0]), .PI(1'b0), .Y(wiDATA[0]) );
 phic p pad34 ( .PAD(iDATA[1]), .PI(1'b0), .Y(wiDATA[1]) );
 phic_p pad35 ( .PAD(iDATA[2]), .PI(1'b0), .Y(wiDATA[2]) );
 phic_p pad36 ( .PAD(iDATA[3]), .PI(1'b0), .Y(wiDATA[3]) );
 phic p pad37 ( .PAD(iDATA[4]), .PI(1'b0), .Y(wiDATA[4]) );
 phic_p pad38 ( .PAD(iDATA[5]), .PI(1'b0), .Y(wiDATA[5]) );
 phic p pad39 ( .PAD(iDATA[6]), .PI(1'b0), .Y(wiDATA[6]) );
 phic p pad40 ( .PAD(iDATA[7]), .PI(1'b0), .Y(wiDATA[7]) );
 phic_p pad41 ( .PAD(iDATA[8]), .PI(1'b0), .Y(wiDATA[8]) );
 phic p pad42 ( .PAD(iDATA[9]), .PI(1'b0), .Y(wiDATA[9]) );
```

After synthesis, intrinsic pad cell name should be reorganized like left figure (in the final netlist)

"\_p": must attach all the pad cell name before the P&R entered.

(otherwise, Astro will not read your netlist.)



### VCS Library path for PRE/POST Simulation

- /Tools/Library/SAMSUNG\_0.13um/cellbased/SEC150E\_VC S/verilog/STD150e.v
- The Other VCS way to use are perfectly same.
- Post Simulation for VCS is available when you use 0.13um
   Library