






EE716 Midterm Exam

1. "Synthesis of RTL", Since the netlist consists of the cells (5)
(10) in the library




3. CMOS (12) ckt: 4 size: 4 GA: 4
(36)




$$G_A = \frac{6}{3} \cdot \frac{3}{3} = 2$$

Domino Logic (12)



$$g_A = \frac{16}{3} \Rightarrow G_A = g_A \cdot g_{AVG}$$

pseudo-nMOS (12)



$$G_A = g_A \cdot g_{AVG}$$



4. a) $t_{hold} - t_{ceq} + t_{skew} = 25 - 30 + 50 \text{ ps} = 45 \text{ ps}$

b) two-phase Latch: $t_{hold} - t_{ceq} - t_{noverlap} + t_{skew}$

c) pulsed Latch: $= 25 - 30 - 40 + 50 = 5 \text{ ps}$

$$t_{hold} + t_{pw} - t_{ceq} + t_{skew} = 25 + 40 - 30 + 50 = 85 \text{ ps}$$

5. $\frac{T_c}{2} - (t_{setup} + t_{noverlap} + t_{skew}) = \frac{500}{2} - (20 + 40 + 50) = 140 \text{ ps}$