



# VLSI Systems Design Quiz (2017 Fall)

1. 15

Input  $V_{DD}$   $GND$

2. 10 a T-gate current right after this transition.

3. b assume the size of pMOS and nMOS at the T-gate is  $2R$  and  $R$

4. 5 3 source is  $V_{DD} \rightarrow$  No body effect

4. 4 operation region:  $V_{gs} < V_{ps} - V_{tp}$   
 $-V_{DD} - V_{DD} - 0.3$   
 $\therefore$  Saturation region

3. 3  $I_{dsp} = \frac{\beta}{2} (V_{gsp} - V_{tp}) (1 + \lambda V_{dsp})$   
 $\ast$  same as  $I_{dsn} \rightarrow I = 2 \cdot |I_{dsp}|$

delay =  $\frac{2R}{2} \cdot \frac{1}{2} C = \frac{RC}{2}$   
 $= \frac{1.0 \text{ ps}}{2}$

2. a b 6 6

PAN PUN

4x3C to 4

c) layout (smaller contacts, taps)

d) 9 7

e) 7

f) 5  $(2+3+3+8)C$

load =  $5C$ , unit: time

load =  $4 \times 3C$ , unit: time

3. 15  $V_t$  shifts by

- a) body effect
- b) DIBL
- c) GZBL
- d) NBTI
- e) Hot electrons
- f) Short channel effect

at least 5  $\times 3 = 15$  including Causes + phenomenon + reason





- 4
- ① F, high  $\kappa \Rightarrow t_{ox} \uparrow \Rightarrow \text{leakage current} \downarrow$  (~~depends on~~)
  - ② T, effective channel length  $\uparrow \Rightarrow \text{leakage} \downarrow$
  - ③ F, trapped charge  $\uparrow \Rightarrow V_H \uparrow$
  - ④ F,  $\beta_p > \beta_n \Rightarrow V_{IL} > V_{IL\_matched}, V_{IH} > V_{IH\_matched} \Rightarrow NM_H < NM_L$
  - ⑤ F,  $V_{ds} \uparrow \Rightarrow \text{lateral voltage} \uparrow \Rightarrow \text{EPH} \uparrow \Rightarrow \text{trapped charges} \uparrow$
  - ⑥ T, Latchup  $\uparrow \Leftarrow \text{currents in the silicon body} \uparrow$