


ALTDDIO Megafunction

User Guide




101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-DDRMGAFCTN-5.0



10.0 September 2010







Contents



Chapter 1. About These Megafunctions	
Device Family Support	1–1
Introduction	
Features	1–1
General Description	
Common Applications	
DDR SDRAM, DDR2 SDRAM and RLDRAM II Memory Interfaces	
QDR SRAM and QDRII SRAM Memory Interfaces	
High-Speed Interface Applications	
DDR Device Configuration	
Input Configuration	
Output Configuration	
Bidirectional Configuration	
DDR I/O Timing	
Resource Utilization and Performance	
Resource Offization and Ferformance	1–11
Chapter 2. Getting Started	
Software and System Requirements	
MegaWizard Plug-In Manager Customization	
DDR MegaWizard Plug-Ins Page Descriptions	2–1
ALTDDIO_IN Megafunction Configuration	2–3
ALTDDIO_IN, ALTDDIO_OUT and ALTDDIO_BIDIR Simulation Libraries	2–6
Instantiating Megafunctions in HDL Code or Schematic Designs	2–7
Generating a Netlist for EDA Tool Use	2–8
Using the Port and Parameter Definitions	2–8
SignalTap II Embedded Logic Analyzer	2–8
Design Example 1: 8-Bit DDR Divider Using ALTDDIO_IN and ALTDDIO_OUT	2–9
Design Files	2–9
Summary	
Generate a Divider Using ALTDDIO_IN and ALTDDIO_OUT	
Create the ALTDDIO_IN Module	
Create the ALTDDIO_OUT Module	
Create the lpm_divide Module	
Create a Divider	
Implement the Divider Design	
Functional Results—Simulate the Design in Quartus II Simulator	
Functional Results—Simulate the Divider Design in ModelSim-Altera	
Design Example 2: 8-Bit DDR Divider Using ALTDDIO_BIDIR	
Design Files	
Summary	
Generate a Divider Using ALTDDIO_BIDIR	
Create the ALTDDIO_BIDIR Module	
Create the lpm_divide Module	
Create a Divider	
Implement the Divider Design	
Functional Results—Simulate the Design in Quartus II Simulator	
Functional Results—Simulate the Divider Design in ModelSim-Altera	
Conclusion	

iv Contents

Chapter 3. Specifications	
Ports and Parameters	3–1
Ports and Parameters for the ALTDDIO_IN Megafunction	3–1
Ports and Parameters for the ALTDDIO_OUT Megafunction	3–3
Ports and Parameters for the ALTDDIO_BIDIR Megafunction	
Additional Information	
Document Revision History	Info-1
How to Contact Altera	Info-1
Typographic Conventions	Info-2

1. About These Megafunctions

Device Family Support

The ALTDDIO megafunctions—ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR—support the following target Altera® device families:

- Arria[®] GX
- Stratix[®] III
- Stratix II
- Stratix II GX
- Stratix
- Stratix GX
- Cyclone[®] III
- Cyclone II
- Cyclone
- HardCopy[®] Stratix
- HardCopy II
- APEX[™] II

Introduction

As design complexities increase, use of vendor-specific intellectual property (IP) blocks has become a common design methodology. Altera provides parameterizable megafunctions that are optimized for Altera device architectures. Using megafunctions instead of coding your own logic saves valuable design time. The Altera-provided functions offer more efficient logic synthesis and device implementation. You can scale the size of the megafunction by setting various parameters.

Features

The ALTDDIO megafunctions implement a DDR interface and offer many additional features, which include:

- The ALTDDIO_IN megafunction receives data on both edges of the reference clock
- The ALTDDIO_OUT megafunction transmits data on both edges of the reference clock
- The ALTDDIO_BIDIR megafunction transmits and receives data on both edges of the reference clock
- Asynchronous clear and asynchronous set input options available

- Synchronous clear and synchronous set input options available for Arrix GX and Stratix series devices.
- inclock signal to sample the DDR input
- outclock signal to register the data output
- Clock enable signals
- Bidirectional port for the ALTDDIO_BIDIR megafunction
- An output enable input for the ALTDDIO_OUT and ALTDDIO_BIDIR megafunctions

General Description

The Altera DDR I/O megafunctions let you configure the DDR I/O registers in Arria GX, Stratix series, Cyclone series, HardCopy II, HardCopy Stratix, and APEX II devices. You can also use the megafunctions to implement DDR registers in the logic elements (LEs). In Arria GX, Stratix series, HardCopy II, HardCopy Stratix, and APEX II devices, the DDR registers are implemented in the I/O element (IOE). In Cyclone series devices, the megafunctions automatically implement the DDR registers in the LEs closest to the pin. The ALTDDIO_IN megafunction implements the interface for DDR outputs. The ALTDDIO_OUT megafunction implements the interface for bidirectional DDR inputs and outputs.

Common Applications

DDR registers capture and/or send data at twice the rate of the clock or data strobe to interface with a memory device or other high-speed interface application in which the data is clocked at both edges of the clock. The DDR registers interface with DDR SDRAM, DDR2 SDRAM, RLDRAM II, QDR SRAM, and QDRII SRAM memory devices. You can also use the DDR I/O registers as a SERDES bypass mechanism in LVDS applications. This section provides information about the following DDR I/O applications:

- DDR SDRAM, DDR2 SDRAM, and RLDRAM II memory interfaces
- QDR SRAM and QDRII SRAM memory interfaces
- High-speed interface applications

DDR SDRAM, DDR2 SDRAM and RLDRAM II Memory Interfaces

DDR SDRAM, DDR2 SDRAM, and RLDRAM II write and read data at twice the clock rate by capturing data on both the positive and negative edge of a clock. DDR and DDR2 SDRAM are JEDEC standards. RLDRAM II devices have minimal latency to support designs that require fast response times. These DDR memory interfaces use a variety of I/O standards such as SSTL-II, 1.8-V HSTL, LVTTL, and LVCMOS.

The DDR and DDRII SDRAM controller is available by downloading the Altera DDR SDRAM Controller MegaCore® function from www.altera.com.

QDR SRAM and QDRII SRAM Memory Interfaces

The QDR and QDRII SRAM standard is defined jointly by Cypress Semiconductor Corporation, Integrated Device Technology, Inc., and Micron Technology, Inc. QDR and QDRII SRAMs have separate DDR read and write ports that pass data concurrently. The combination of concurrent transactions and DDR signaling allows data to be passed four times faster than by conventional SRAMs. The I/O standards used for QDR SRAM devices are 1.5-V HSTL class I and II. QDRII SRAMs use both 1.5-V and 1.8-V HSTL class I.



The QDR II SDRAM controller is available by downloading the Altera QDR II SDRAM Controller MegaCore function from www.altera.com.

High-Speed Interface Applications

High-speed interface applications use various differential standards such as LVDS, LVPECL, PCML, or HyperTransport technology to transfer data. These standards often use DDR data. Stratix series devices implement high-speed standards either by using the dedicated differential I/O SERDES blocks or by bypassing SERDES and using the DDR I/O circuitry in SERDES bypass mode. DDR megafunctions, PLLs, and shift registers are all used in SERDES functionality.

- For more information, refer to the following resources:
 - The External Memory Interfaces in Stratix II and Stratix II GX Devices chapter in volume 2 of the Stratix II Device Handbook
 - The *Implementing Double Data Rate I/O Signaling in Cyclone Devices* chapter in volume 1 of the *Cyclone Device Handbook*
 - AN 167: Using Flexible-LVDS I/O Pins in APEX II Devices


DDR Device Configuration

The following sections describe how the DDR registers are configured in the Stratix series and APEX II devices.

Input Configuration

When the IOE is configured as an input pin, input registers A_I and B_I and latch C_I implement the input path for DDR I/O. Figure 1–1 shows an IOE configured for DDR inputs for a Stratix series or APEX II device.

Figure 1-1. Input DDR I/O Path Configuration for a Stratix Series or APEX II Device




Note to Figure 1-1:

(1) On the falling edge of the clock, the negative-edge triggered register B_I acquires the first data bit. On the corresponding rising edge of the clock, the positive-edge triggered register A_I acquires the second data bit. For a successful data transfer to the logic array, the latch C_I synchronizes the data from register B_I to the positive edge of the clock.

Figure 1–2 shows an IOE configured for DDR inputs for a Stratix or Stratix II device.

Figure 1-2. Stratix II IOE in DDR Input I/O Configuration




Notes to Figure 1–2:

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) This signal connection is only allowed on dedicated DQ function pins.
- (3) This signal is for dedicated DQS function pins only.
- (4) The optional PCI clamp is only available on column I/O pins.

Output Configuration

The dedicated output registers for Stratix series and APEX II devices are labeled $A_{\rm O}$ and $B_{\rm O}$. These positive-edge triggered registers and a multiplexer are used to implement the output path for DDR I/O. Figure 1–3 shows the IOE configuration for DDR outputs in Stratix series and APEX II devices.

Figure 1-3. Output DDR I/O Path Configuration for Stratix Series and APEX II Devices




Notes to Figure 1–3:

- (1) The OE is active low, but the Quartus[®] II software implements this as active high and automatically adds an inverter before the input to the A_{OE} register during compilation. If desired, you can change the OE back to active low.
- (2) Register A_{0E} generates the enable signal for general-purpose DDR I/O applications.
- (3) This select line corresponds to the delay switch-on by a half clock cycle option in the MegaWizard® Plug-In Manager.
- (4) Register B_{OE} generates the delayed enable signal for DDR SDRAM applications.
- (5) The tri-state is active high by default. However, you can design it to be active low.

On the positive edge of the clock, a high data bit and a low data bit are captured in registers A_O and B_O . The outputs of these two registers are fed to the input of a 2-to-1 multiplexer, which uses the output register clock as its control signal. A high clock selects the data in register B_O , and a low level of the clock selects the data in register A_O . This process doubles the data at the I/O pin.

Figure 1–4 shows the IOE configuration for DDR outputs in Stratix series devices.

Figure 1-4. Stratix IOE in DDR Output I/O Configuration



Bidirectional Configuration

Input and output registers are independent of each other, enabling the bidirectional DDR I/O path to be implemented entirely in the I/O element for Stratix, Stratix GX, and APEX II devices. The bidirectional configuration includes an input path, an output path, and two output enable registers.


The bidirectional path consists of two data flow paths:

- Input path active
- Output path active

When the input path is active, the output enable disables the tri-state buffer, which prevents data from being sent out on the output path. Disabling the tri-state buffer prevents contention at the I/O pin. The input path behaves like the input configuration as shown in Figure 1–1 on page 1–4. When the output path is active, the output enable register AOE controls the flow of data from the output registers. During outgoing transactions, the bidirectional configuration behaves like the output configuration as shown in Figure 1–3 on page 1–6. The second output enable register (B_{OE}) is used for DDR SDRAM interfaces. This negative-edge register extends the high-impedance state of the pin by a half clock cycle. This option is useful to provide the write preamble for the DQS strobe in the DDR SDRAM interfaces. This feature is enabled by using the Delay switch-on by a half clock cycle option in the ALTDDIO_BIDIR megafunction in the Quartus II software. You can bypass the input registers and latch to get a combinational output (combout) from the pin going into the APEX II or Stratix series device. Furthermore, the input data ports (dataout h and dataout 1) can be disabled. These features are especially useful for generating data strobes like DQS.

Figure 1–5 shows the bidirectional DDR I/O configuration for Stratix series and APEX II devices.

Figure 1-5. Bidirectional DDR I/O Path Configuration



Notes to Figure 1-5:


- (1) All control signals can be inverted at the $I_{\rm OE}$.
- (2) The OE signal is active low, but the Quartus II software implements this as active high and automatically adds an inverter before input to the A_{OE} register during compilation. If desired, you can change the OE back to active low.
- (3) The A_{0E} register generates the enable signal for general-purpose DDR I/O applications.
- (4) This line selects whether the OE signal should be delayed by half a clock cycle.
- (5) The B_{OE} register generates the delayed enable signal for the write strobes or write clocks for memory interfaces.
- (6) The tri-state enable is by default active low. You can, however, design it to be active high.
- (7) You can also have combinational output to the I/O pin. This path is not shown in the diagram.

- For more information about clock signals and output enable signals for Stratix series or APEX II devices, refer to the following sources:
 - The Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook
 - APEX II Programmable Logic Device Family Data Sheet
- For more information about the DDR registers in Cyclone devices, refer to the *Implementing Double Data Rate I/O Signaling in Cyclone Devices* chapter in volume 1 of the *Cyclone Device Handbook*.

DDR I/O Timing

Figure 1–6 shows the functional timing waveform for the input path. The signal names are the port names used in the ALTDDIO_IN megafunction. The datain signal is the input from the pin to the DDR circuitry. The output of register B_I is neg_reg_out . The output of latch C_I is dataout_h, and the output of register A_I is dataout_l. dataout_h and dataout_l feed the logic array and show the conversion of the data from a DDR implementation to positive-edge triggered data.

Figure 1-6. DDR I/O Input Timing Waveform



ZZ

dataout

Figure 1–7 shows a functional timing waveform example for the output path with the output enable registered. In this example, the **delay switch-on by a half clock cycle** is not turned on, so the second output enable register (B_{OE}) is not used. The output enable signal OE is active high and can be driven from a pin or internal logic. The data signals datain_1 and datain_h are driven from the logic array to output registers A_O and B_O . The dataout signal is the output from the DDR circuitry to the pin.




Figure 1-7. DDR I/O Output Timing Waveform

ZZ

The waveform in Figure 1–7 reflects the software simulation results. The OE signal is active low in silicon; however, the Quartus II software implements this as active high and automatically adds an inverter before the D input of the OE register A_{OE} . You can change the OE back to active low, if desired.

Resource Utilization and Performance

D0

For precise details about the resource utilization of the ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR megafunctions in various devices, and the performance of devices that include these megafunctions, refer to the MegaWizard Plug-In Manager and the compilation reports for each device.



Software and System Requirements

The instructions in this section require the following software:

- For operating system support information, refer to: http://www.altera.com/support/software/os_support/oss-index.html
- Quartus[®] II software

MegaWizard Plug-In Manager Customization

The MegaWizard® Plug-In Manager allows you to create or modify design files containing custom megafunction variations, which you can then instantiate in a design file. With the MegaWizard Plug-In Manager, you can specify custom megafunction variation options. The MegaWizard Plug-In Manager provides a wizard for each of the ALTDDIO_IN, and ALTDDIO_OUT, ALTDDIO_BIDIR megafunctions that allows you to set the megafunction's features—parameter values and optional ports—in the design.

Start the MegaWizard Plug-In Manager in one of the following ways:

- On the Tools menu, choose the **MegaWizard Plug-In Manager** command.
- When working in the Block Editor, from the Edit menu, click Insert Symbol as Block, or right-click in the Block Editor, point to Insert, and click Symbol as Block. In the Symbol dialog box, click MegaWizard Plug-In Manager.
- Start the stand-alone version of the MegaWizard Plug-In Manager by typing the following command at the command prompt:


qmegawiz←

DDR MegaWizard Plug-Ins Page Descriptions

This section provides descriptions of the options available on the individual pages of the DDR MegaWizard Plug-Ins, also known as wizards.

In page 1 of the MegaWizard Plug-In Manager, you can create, edit, or copy a custom megafunction variation (Figure 2–1).


Figure 2-1. Create, Edit, or Copy a Megafunction Variation



On page 2a (Figure 2–2), specify the device family you want to use, type of output file to create, and the name of the output file.

Select the megafunction you're creating from the list on the left of the window. Choose AHDL (.tdf), VHDL (.vhd), or Verilog HDL (.v) as the output file type (Figure 2–2).

Figure 2-2. MegaWizard Plug-In Manager [page 2a]



Generate the required variation of each DDR megafunction using the wizard. Click **Documentation** (Figure 2–3) for more information.

Each DDR megafunction has its own sequence of pages in the wizard pages where you specify the required configuration details. These pages are described in the following sections.

ALTDDIO_IN Megafunction Configuration

Use pages 3 and 4 of the wizard to specify the initial ALTDDIO_IN megafunction parameters. On page 3 of the ALTDDIO_IN wizard, specify customizable parameters for the device family, data bus width, and type of asynchronous reset (Figure 2–3). A description of each function on page 3 is shown in Table 2–1.

Figure 2-3. MegaWizard Plug-In Manager—ALTDDIO_IN [page 3 of 6]




Table 2-1. ALTDDIO_IN Wizard Page 3 Options

Function	Description
Currently selected device family	Specify the Altera [®] device family you are using. The Arria [™] GX, Stratix [®] III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone [®] III, Cyclone II, Cyclone, Hardcopy [®] II, HardCopy Stratix, and APEX [™] II device families are available.
How wide should the buses be?	Specify the width of the data buses.
Which asynchronous reset port would you like?	Use asynchronous clear (aclr) or asynchronous preset (aset) as asynchronous reset. If you do not use either clear option, you must specify whether registers should power up high or low.

On page 4 of the ALTDDIO_IN wizard, specify whether to create a clock enable port, whether to invert the input clock, and the type of synchronous reset (Figure 2–4). A description of each function is shown in Table 2–2.

Figure 2-4. MegaWizard Plug-In Manager—ALTDDIO_IN [page 4 of 6]




Table 2-2. ALTDDIO_IN Wizard Page 4 Options

Function	Description
Create a clock enable port	You can add a clock enable port to control when data is clocked in. This signal prevents data from being passed through.
Invert input clock	When enabled, the first bit of data is captured on the rising edge of the input clock. If not enabled, the first bit of data is captured on the falling edge of the input clock.
Which synchronous reset port would you like?	Use synchronous clear (sclr) or synchronous preset (sset) as synchronous reset. If you do not use either clear option, you must specify whether registers should power up high or low. The synchronous reset option is available for Arria GX, Stratix III, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only.

ALTDDIO_OUT Megafunction Configuration

Use pages 3 and 4 of the wizard to specify the initial ALTDDIO_OUT megafunction parameters. On page 3 of the ALTDDIO_OUT wizard, specify customizable parameters for the device family, the data bus width, the type of asynchronous reset, and the clock enable port (Figure 2–5). A description of each function on page 3 is shown in Table 2–3.

Figure 2-5. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 3 of 6]




Table 2–3. ALTDDIO_OUT Wizard Page 3 Options

Function	Description
Currently selected device family	Specify the Altera device family you are using. The Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II device families are available.
How wide should the buses be?	Specify the width of the data buses.
Which asynchronous reset port would you like?	Use asynchronous clear (aclr) or asynchronous preset (aset) as asynchronous reset. If you do not use either option, you must specify whether the registers should power up high or low.
Create a clock enable port for each clock port	You can add a clock enable port to control when data is clocked in. This signal prevents data from being passed through.

On page 4 of the ALTDDIO_OUT wizard, specify whether to invert the output data, whether to create an output enable port with the options to connect the port to output buffers, register it, and extend the high-impedance state for a half clock cycle, and the type of synchronous reset (Figure 2–6). A description of each function is shown in Table 2–4.

Figure 2-6. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 4 of 6]




Table 2-4. ALTDDIO_OUT Wizard Page 4 Options

Function	Description
Invert 'dataout' output	Specifies whether to invert the dataout [] output port. This option is available for Cyclone III and Cyclone II devices only.
Create an output enable port	Specify whether to create an output enable input port (oe) to control when the data is set out to the dataout port.
Create an oe_out port to output buffer(s)	Output enable for the bidirectional padio port. This port is available for Stratix III and Cyclone III devices only.
Register output enable	When enabled, this option registers the output-enable (oe) input port.
Delay switch-on by half a clock cycle	Specifies whether an additional oe register should be used. When this second oe register is used, the output pin is held at high impedance for an extra half clock cycle after the oe port goes high.
Which synchronous reset port would you like?	Use synchronous clear (sclr) or synchronous preset (sset) as synchronous reset. If you do not use either clear option, you must specify whether registers should power up high or low. The synchronous reset option is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only.

ALTDDIO_BIDIR Megafunction Configuration

The ALTDDIO_BIDIR megafunction combines the ALTDDIO_IN and ALTDDIO_OUT megafunction functionality into a single megafunction, which instantiates bidirectional DDR ports.



In Stratix II and Stratix devices, if you use the ALTDDIO_BIDIR megafunction for your DQS signal in an external memory interface, the undelayed DQS signal is routed to the LE.

Use pages 3 and 4 of the ALTDDIO_BIDIR wizard to specify the initial ALTDDIO_BIDIR megafunction parameters. On page 3 of the ALTDDIO_BIDIR wizard, specify customizable parameters for the device family, bus width, and type of asynchronous reset, and whether to invert the padio port, create an output enable port, create an oe_out port to connect to the bidirectional buffers, register the output enable signal and delay switch on by a half cycle (Figure 2–7). A description of each function on page 3 is shown in Table 2–5.

ALTDDIO_BIDIR Version 7.1 <u>D</u>ocumentation <u>A</u>bout General > Optional Ports Currently selected device family: Stratix III test datain_h[7..0] datain [7..0] ddio bidir How wide should the buses be? 8 padio[7..0], 1 outclock oe_out[7..0] Which asynchronous reset port would you like? Asynchronous clear (aclr) Asynchronous preset (aset) O High ☑ Create an output enable port Create an oe_out port to connect to bidir buffer(s) Register output enable Delay switch-on by a half clock cycle Resource Usage 810 Cancel < Back Next > Finish

Figure 2-7. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 3 of 6]

Table 2–5 shows the features and settings on page 3 of the ALTDDIO_BIDIR wizard.

Table 2-5. ALTDDIO_BIDIR Wizard Page 3 Options (Part 1 of 2)

Function	Description
Currently selected device family	Specify the Altera device family you are using. The Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, Hardcopy II, HardCopy Stratix, and APEX II device families are available.
How wide should the buses be?	Specify the width of the data buses.

Table 2-5. ALTDDIO_BIDIR Wizard Page 3 Options (Part 2 of 2)

Function	Description
Which asynchronous reset port would you like?	You can use asynchronous clear (aclr) or asynchronous preset (aset) as asynchronous reset. If you do not use either clear option, you must specify whether the should power up high or low.
Invert 'padio' port (when driving output)	The 'padio' port is inverted whenever driven as an output. This option is available for Cyclone III and Cyclone II devices only.
Create an output enable port	Specify whether to create an output enable input port (oe) to control when the data is set out to the dataout port.
Create an oe_out port to connect to bidir buffer(s)	Output enable for the bidirectional padio port. This port is available for Stratix III and Cyclone III devices only.
Register output enable	When enabled, this option registers the output-enable (oe) input port.
Delay switch-on by a half clock cycle	Specifies whether an additional oe register should be used. When this second oe register is used, the output pin is held at high impedance for an extra half clock cycle after the oe port goes high.

On page 4 of the ALTDDIO_BIDIR wizard, specify whether to create a clock enable port for every clock port, add unregistered output ('combout'), use the dqsundelayedout output port (for use with dedicated DDR circuitry), use the dataout_h and dataout_l ports, and implement input registers in LEs, and the type of synchronous reset (Figure 2–8). A description of each function on page 4 is shown in Table 2–6.

Figure 2-8. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 4 of 6]




Table 2–6 shows the features and settings on page 4 of the ALTDDIO_BIDIR wizard.

Table 2–6. ALTDDIO_BIDIR Wizard Page 4 Options


Function	Description
Create a clock enable port for each clock port	You can add a clock enable port to control when data is clocked in. This signal prevents data from being passed through.
Output ports: Add unregistered output ('combout')	Use the optional data port combout. The combout port sends data to the core, bypassing the DDR I/O input registers. For bidirectional operation, you must enable the dataout_h and dataout_1 ports, the combout port, or both.
Use 'dqsundelayedout' output port (for use with dedicated DDR circuitry)	Creates undelayed output from the DQS pins. If you use the ALTDDIO_BIDIR megafunction for your DQS signal in an external memory interface, you route the undelayed DQS signal to the LE, in Stratix II and Stratix devices. This option is available in Stratix, Stratix GX, and HardCopy Stratix devices only.
Output ports: Use 'dataout_h', 'dataout_l' ports	Enables the dataout_h and dataout_l ports.
Output ports: Implement input registers in LE's	Implements the input path in logic elements. This option is available only if the dataout_h and dataout_l ports are enabled.
Which synchronous reset port would you like?	Use synchronous clear (sclr) or synchronous preset (sset) as synchronous reset. If you do not use either clear option, you must specify whether registers should power up high or low. The synchronous reset option is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only.

ALTDDIO_IN, ALTDDIO_OUT and ALTDDIO_BIDIR Simulation Libraries

In the ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR wizards, page 5 shows a list of the libraries needed to properly simulate the design files (Figure 2–9).

On page 5 of each ALTDDIO wizard, you can enable the Quartus II software to generate a synthesis area and timing estimation netlist for the megafunction for use by third-party tools.


Figure 2–9. MegaWizard Plug-In Manager—ALTDDIO_IN, ALTDDIO_OUT, or ALTDDIO_BIDIR [page 5 of 6]—EDA



On the final page of the wizard, specify the files you wish to have generated for your custom megafunction. The gray check marks indicate files that are always generated; the other files are optional and are generated only if selected (as indicated by a red check mark) (Figure 2–10).

Click **Finish** to create an instance of the megafunction.

Figure 2-10. MegaWizard Plug-In Manager—Final Page



Instantiating Megafunctions in HDL Code or Schematic Designs

When you use the MegaWizard Plug-In Manager to customize and parameterize a megafunction, it creates a set of output files that allow you to instantiate the customized function in your design. Depending on the language you choose in the MegaWizard Plug-In Manager, it instantiates the megafunction with the correct parameter values and generates a megafunction variation file (wrapper file) in Verilog HDL (.v), VHDL (.vhd), or AHDL (.tdf), along with other supporting files.

The MegaWizard Plug-In Manager provides options to create the following files:

- A sample instantiation template for the language of the variation file (_inst.v, _inst.vhd, or _inst.tdf)
- Component Declaration File (.cmp) that can be used in VHDL Design Files
- ADHL Include File (.inc) that can be used in Text Design Files (.tdf)
- Quartus II Block Symbol File (.bsf) that can be used in schematic designs
- Verilog HDL module declaration file that can be used when instantiating the megafunction as a black box in a third-party synthesis tool (_bb.v)
- For more information about the wizard-generated files, refer to Quartus II Help or to the *Recommended HDL Coding Styles* chapter in volume 1 of the *Quartus II Handbook*.

Generating a Netlist for EDA Tool Use


If you use a third-party EDA synthesis tool, you can instantiate the megafunction variation file as a black box for synthesis. Use the VHDL component declaration or Verilog module declaration black-box file to define the function in your synthesis tool, and then include the megafunction variation file in your Quartus II project.

If you enable the option to generate a synthesis area and timing estimation netlist in the wizard, it generates an additional netlist file (_syn.v). The netlist file is a representation of the customized logic used in the Quartus II software. The file provides the connectivity of the architectural elements in the megafunction but may not represent true functionality. This information enables certain third-party synthesis tools to better report area and timing estimates. In addition, synthesis tools can use the timing information to focus timing-driven optimizations and improve the quality of results.

For more information about using megafunctions in your third-party synthesis tool, refer to the appropriate chapter in the Synthesis section in volume 1 of the Quartus II Handbook.

Using the Port and Parameter Definitions

Instead of the MegaWizard Plug-In Manager, you can instantiate the megafunction directly in your Verilog HDL, VHDL, or AHDL code by calling the megafunction and settings its parameters as you would any other module, component, or subdesign.



complex megafunctions. The MegaWizard Plug-In Manager ensures that all megafunction parameters are set properly.

Refer to Chapter 3, Specifications for a list of the megafunction ports and parameters.

SignalTap II Embedded Logic Analyzer

The SignalTap[®] II embedded logic analyzer provides you with a method of debugging all of the Altera megafunctions within your design. With the SignalTap II embedded logic analyzer, you can capture and analyze data samples for the top-level ports of the Altera megafunctions in your design while your system is running at full speed.

To monitor signals from your Altera megafunctions, you must first configure the Signal Tap II embedded logic analyzer in the Quartus II software, and then include the analyzer as part of your project. The Quartus II software will then seamlessly embed the analyzer along with your design in the selected device.

For more information about using the SignalTap II embedded logic analyzer, refer to the Design Debugging Using the SignalTap II Embedded Logic Analyzer chapter in volume 3 of the Quartus II Handbook.

Design Example 1: 8-Bit DDR Divider Using ALTDDIO_IN and ALTDDIO OUT

This section presents a design example that uses the ALTDDIO_IN and ALTDDIO_OUT megafunctions to generate a divider. This example uses the MegaWizard Plug-In Manager in the Quartus II software. As you go through the wizard, each page is described in detail. When you are finished with this example, you can incorporate it into the overall project.

Design Files

The design files are available with this user guide in the Quartus II Project section and in the User Guides section of the Altera website (www.altera.com).

Summary

In this example, you perform the following activities:

- Create a divider using the ALTDDIO_IN, ALTDDIO_OUT, and lpm_divide megafunctions and the MegaWizard Plug-in Manager
- Implement the design and assign the Stratix EP1S10F780C6 device to the project
- Compile and simulate the design

Generate a Divider Using ALTDDIO_IN and ALTDDIO_OUT

The new megafunction created in this example is added to the top-level file in your Quartus II project.


Create the ALTDDIO IN Module

Follow these steps to create the ALTDDIO IN module:

- 1. Unzip the **ALTDDIO_DesignExample_ex1.zip** file to any working directory on your PC.
- 2. In the Quartus II software, open the ex1.qar project.
- 3. On the Tools menu, select MegaWizard Plug-In Manager.
- 4. In the MegaWizard Plug-In manager dialog box, select **Create a new custom megafunction variation**, and click **Next**. The **MegaWizard Plug-In Manager** page displays (Figure 2–2).
- 5. To answer **Which megafunction would you like to customize?**, in the **I/O** folder, select **ALTDDIO_IN**.
- 6. To answer Which device family will you be using?, select Stratix.
- 7. To answer Which type of output file do you want to create?, select VHDL.


8. Specify the output file **ddin**. Figure 2–11 shows the wizard after you have made these selections.

Figure 2-11. MegaWizard Plug-In Manager [page 2a]



9. Click **Next**. Page 3 appears (Figure 2–12).


Figure 2-12. MegaWizard Plug-In Manager—ALTDDIO_IN [page 3 of 6]



- 10. To answer **How wide should the buses be?** list, select **8**.
- 11. To answer Which asynchronous reset port would you like?, click None.


- 12. To answer **How should the registers power up?**, click **Low**.
- 13. Click **Next**. Page 4 appears (Figure 2–13).

Figure 2-13. MegaWizard Plug-In Manager—ALTDDIO_IN [page 4 of 6]



- 14. Turn off Create a clock enable port and Invert input clock.
- 15. To answer Which synchronous reset port would you like?, click None.
- 16. Click **Next**. Page 5 appears (Figure 2–14).


Figure 2–14. MegaWizard Plug-In Manager—ALTDDIO_IN [page 5 of 6]



17. Turn off Generate a netlist for synthesis area and timing estimation.

18. Click **Next**. Page 6 appears (Figure 2–15).

Figure 2-15. MegaWizard Plug-In Manager—ALTDDIO_IN [page 6 of 6]



- 19. Turn on VHDL component declaration file and Instantiation template file.
- 20. Turn off Quartus II symbol file and AHDL Include file.
- 21. Click Finish.

The ALTDDIO IN module is now built.


Create the ALTDDIO OUT Module

Follow these steps to create the ALTDDIO_OUT module:

1. On the Tools menu, select MegaWizard Plug-In Manager.

2. In the MegaWizard Plug-In manager dialog box, select **Create a new custom megafunction variation**, and click **Next**. The **MegaWizard Plug-In Manager** page displays (Figure 2–16).


Figure 2-16. MegaWizard Plug-In Manager [page 2a]



- 3. To answer Which megafunction would you like to customize?, in the I/O folder, select ALTDDIO_OUT.
- 4. To answer Which device family will you be using?, select Stratix.
- 5. To answer Which type of output file do you want to create?, select VHDL.
- 6. Specify the output file **ddout**.


7. Click **Next**. Page 3 appears (Figure 2–17).

Figure 2-17. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 3 of 6]



- 8. To answer **How wide should the buses be?**, select **8**.
- 9. To answer Which asynchronous reset port would you like?, select None.
- 10. To answer **How should the registers power up?**, select **Low**.
- 11. Turn off the Create a clock enable port for each clock port option.
- 12. Click Next. Page 4 appears (Figure 2–18).


Figure 2–18. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 4 of 6]



13. Turn off Create an output enable port.


- 14. To answer Which synchronous reset port would you like?, click None.
- 15. Click **Next**. Page 5 appears (Figure 2–19).

Figure 2-19. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 5 of 6]



- 16. Turn off Generate a netlist for synthesis area and timing estimation.
- 17. Click **Next**. Page 6 appears (Figure 2–20).

Figure 2-20. MegaWizard Plug-In Manager—ALTDDIO_OUT [page 6 of 6]



18. Turn on the **VHDL** component declaration file and **Instantiation template** file options.

- 19. Turn off the Quartus II symbol file and AHDL Include file options.
- 20. Click Finish.


The ALTDDIO_OUT module is now built.

Create the Ipm divide Module

Follow these steps to create the lpm_divide module:

- 1. On the Tools menu, select MegaWizard Plug-In Manager.
- 2. In the MegaWizard Plug-In manager dialog box, select **Create a new custom megafunction variation**, and click **Next**. The **MegaWizard Plug-In Manager** page displays (Figure 2–21).


Figure 2-21. MegaWizard Plug-In Manager [page 2a]



- 3. To answer Which megafunction would you like to customize?, in the Arithmetic folder, select LPM_DIVIDE.
- 4. To answer Which device family will you be using?, select Stratix.
- 5. To answer Which type of output file do you want to create?, select VHDL.
- 6. Specify the output file **lp_div**.


7. Click Next. Page 3 appears (Figure 2–22).

Figure 2-22. MegaWizard Plug-In Manager—Ipm_divide [page 3 of 6]




- 8. To answer the questions **How wide should the 'numerator' input bus be?** and **How wide should the 'denominator' input bus be?**, select **8**.
- 9. Under both the **Numerator Representation** and **Denominator Representation** options, select **Unsigned**.
- 10. Click Next. Page 4 appears (Figure 2-23).

Figure 2–23. MegaWizard Plug-In Manager—Ipm_divide [page 4 of 6]



- 11. To answer **Do you want to pipeline the function?**, select **Yes**, **I want an output latency of** and type **1** in the **Clock cycles** box.
- 12. Turn off both the **Create an Asynchronous Clear input** and **Create a Clock Enable input** options.
- 13. To answer Which do you wish to optimize?, select Default Optimization.
- 14. To answer **Always return a positive remainder?**, select **Yes**.
- 15. Click Next. Page 5 appears (Figure 2–24).


Figure 2-24. MegaWizard Plug-In Manager—Ipm_divide [page 5 of 6]



16. Turn off Generate a netlist for synthesis area and timing estimation.

17. Click Next. Page 6 appears (Figure 2–25).

Figure 2-25. MegaWizard Plug-In Manager—Ipm_divide [page 6 of 6]



- 18. Turn on the **VHDL** component declaration file and **Instantiation template** file options.
- 19. Turn off the **Quartus II Symbol file** and **AHDL Include file** options.
- 20. Click Finish.

The lpm divide module is now built.


Create a Divider

Use the following steps to combine the ALTDDIO_IN, ALTDDIO_OUT, and lpm_divide modules to create a divider.

1. In the Quartus II software, open the file **ex1.vhd**.

2. On the Project menu, click **Add/Remove Files in Project**. The **File Settings** dialog box displays (Figure 2–26).

Figure 2–26. File Settings Dialog Box



- 3. In the **File Settings** dialog box, click **(...)** after **File name** and browse for **ex1.vhd** in the project folder.
- 4. Select ex1.vhd and click Add.
- 5. Click OK.

The top-level file is added to the project. You have now created the complete design file.

In the complete divider design, the DDR_IN_OUT_H[7..0] signals are the numerator and the DDR_IN_OUT_L[7..0] signals are the denominator. The DDR_IN_OUT_H[7..0] and DDR_IN_OUT_L[7..0] sets of signals are passed into the lp_div function where the quotient and remainder are calculated. The divider calculates the quotient and remainder through a one-stage pipeline. The quotient and remainder are fed into the ddout module and also to REG_DDROUT8_IN_H[7..0] and REG_DDROUT8_IN_L[7..0]. The ddout module then drives the data out through pins DDR_IN8_OUT[7..0] at double the data rate.


Implement the Divider Design

This section describes how to assign the Stratix EP1S10F780C6 device to the project and how to compile the project.

1. With the **ex1.qar** project open, on the Assignments menu, click **Settings**. The **Settings** dialog box displays.

2. In the Category list, select Device. The Device dialog box displays (Figure 2–27).

Figure 2-27. Device Selection Dialog Box



- 3. From the **Family** list, select **Stratix**.
- 4. Under Target device, select Specific device selected in 'Available devices' list.
- 5. Under Show in 'Available devices' list, select FBGA as the Package, Pin count of 780, Speed grade of 6, and turn on Show advanced devices.
- 6. Click OK.
- 7. On the Processing menu, click **Start Compilation**.
- 8. When the Full Compilation was successful box displays, click OK.

Functional Results—Simulate the Design in Quartus II Simulator


This section describes how to verify the design example you just created by simulating the design using the Quartus II Simulator.

To set up the Quartus II Simulator, perform the following steps:

- 1. On the Processing menu, click **Generate Functional Simulation Netlist**.
- 2. When the **Functional Simulation Netlist Generation was successful** box displays, click **OK**.
- 3. On the Assignments menu, click **Settings**. The Settings dialog box displays.
- 4. In the Category list, select **Simulator Settings**.
- 5. In the Simulation mode list, select **Functional**.
- 6. In the Simulation input box, type EX1_ip.vwf, or click **Browse (...)** to select the file in the project folder.
- 7. Turn on the **Run simulation until all vector stimuli are used** option.
- 8. Click OK.

- 9. On the Processing menu, click Start Simulation.
- 10. When the **Simulator was successful** box displays, click **OK**.
- 11. The Simulation Report window displays. Verify the simulation waveform results (Figure 2–28).

Figure 2-28. Simulation Waveform



For Figure 2–28, the numerator (100) and denominator (5) are captured at 100 Mbps through pin DDR IN8 IN.

- On the rising edge of clk at 15 ns, the numerator (100) drives onto the signal DDR IN OUT H and the denominator (5) drives onto the signal DDR IN OUT L.
- At 35 ns the quotient (20) and the remainder (0) are calculated and driven onto the signals REG DDROUT8 IN H and REG DDROUT8 IN L.
- The high level of clk, starting at 55 ns, selects the quotient (20) to drive the DDR_IN8_OUT pins, and the low level of clk selects the remainder (0) to drive the same pins.

The waveform shown in Figure 2–28 contains calculations for two more sets of numbers. The latency exists because the divider includes a one clock-cycle pipeline.

Functional Results—Simulate the Divider Design in ModelSim-Altera

Simulate the design in ModelSim to compare the results of both simulators. This user guide assumes that you are familiar with using ModelSim-Altera before trying out the design example. If you are unfamiliar with ModelSim-Altera, refer to the support page for software products on the Altera website (www.altera.com). On the support page, there are various links to topics such as installation, usage, and troubleshooting.


Set up the ModelSim-Altera simulator by performing the following steps.

- 1. Unzip the **ALTDDIO_ex1_msim.zip** file to any working directory on your PC.
- 2. Browse to the folder in which you unzipped the files and open the **ALTDDIO_ex1.do** file in a text editor.
- 3. In line 1 of the ALTDDIO_ex1.do file, replace <insert_directory_path_here> with the directory path of the appropriate library files. For example,
 C:/altera/71/modelsim ae/altera/verilog/stratix
- 4. On the File menu, click **Save**.
- 5. Start ModelSim-Altera.

- 6. On the File menu, click Change Directory.
- 7. Select the folder in which you unzipped the files. Click **OK**.
- 8. On the Tools menu, click Execute Macro.
- 9. Select the **ALTDDIO_ex1.do** file and click **Open**. This is a script file for ModelSim that automates all the necessary settings for the simulation.
- 10. Verify the results by looking at the **Waveform Viewer** window.

You may need to rearrange signals, remove redundant signals, and change the radix to match the appearance of the results in the Quartus II Simulator. Figure 2–29 shows the expected simulation results in ModelSim.

Figure 2–29. ModelSim Simulation Results



Design Example 2: 8-Bit DDR Divider Using ALTDDIO_BIDIR

This section presents a design example that uses the ALTDDIO_BIDIR megafunction to generate a divider. This example uses the MegaWizard Plug-In Manager in the Quartus II software. As you go through the wizard, each page is described in detail. When you are finished with this example, you can incorporate it into your overall project.

Design Files

The design files are available with this user guide in the Quartus II Project section and in the User Guides section of the Altera website (www.altera.com).

Summary

In this example, you perform the following tasks:

- Create a divider using the ALTDDIO_BIDIR and lpm_divide megafunctions and the MegaWizard Plug-in Manager
- Implement the design and assign the Stratix EP1S10F780C6 device to the project
- Compile and simulate the design

Generate a Divider Using ALTDDIO_BIDIR


The new megafunction created in this example is added to the top-level file in your Quartus II project.

Create the ALTDDIO_BIDIR Module

Follow these steps to create the ALTDDIO_BIDIR module:


- 1. Unzip the **ALTDDIO_DesignExample_ex2.zip** file to any working directory on your PC.
- 2. In the Quartus II software, open the ex2.qar project.
- 3. On the Tools menu, select MegaWizard Plug-In Manager.
- 4. In the MegaWizard Plug-In manager dialog box, select **Create a new custom megafunction variation**, and click **Next**. The **MegaWizard Plug-In Manager** page displays (Figure 2–2).
- 5. To answer **Which megafunction would you like to customize?**, in the **I/O** folder, select **ALTDDIO_BIDIR**.
- 6. To answer Which device family will you be using?, select Stratix.
- 7. To answer Which type of output file do you want to create?, select VHDL.
- 8. Specify the output file **alt_bid**. Figure 2–30 shows the wizard after you have made these selections.

Figure 2-30. MegaWizard Plug-In Manager



9. Click **Next**. Page 3 appears (Figure 2–31).


Figure 2-31. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 3 of 6]



- 10. To answer **How wide should the buses be?**, select **8**.
- 11. To answer Which asynchronous reset port would you like?, select None.
- 12. To answer **How should the registers power up?**, select **Low**.
- 13. Turn on Create an output enable port.
- 14. Turn off **Register output enable**.


15. Click Next. Page 4 appears (Figure 2–32).

Figure 2-32. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 4 of 6]




- 16. Turn off the Create a clock enable port for each clock port option.
- 17. Under Output ports, turn off Add unregistered output ('combout'), turn on Use dataout_h, dataout_l ports and turn off Implement input registers in LE's.
- 18. To answer Which synchronous reset port would you like?, select None.
- 19. Click Next. Page 5 appears (Figure 2–33).

Figure 2-33. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 5 of 6] -- EDA



- 20. Turn off Generate a netlist for synthesis area and timing estimation.
- 21. Click Next. Page 6 appears (Figure 2–34).

Figure 2–34. MegaWizard Plug-In Manager—ALTDDIO_BIDIR [page 6 of 6] -- Summary



- 22. Turn on the **VHDL** component declaration file and **Instantiation template** file options.
- 23. Turn off the **Quartus II symbol file** and **AHDL Include file** options.
- 24. Click Finish.

The ALTDDIO BIDIR module is now built.

Create the Ipm divide Module

To generate a divider, follow the steps shown in "Create the lpm_divide Module" on page 2–20.

Create a Divider


Use the following steps to combine the ALTDDIO_BIDIR and lpm_divide modules to create a divider.

Follow these steps to create a top-level VHDL file:

- 1. In the Quartus II software, with the ex2.qar project open, open the file ex2.vhd.
- 2. On the Project menu, click **Add/Remove File in Project**. The **File Settings** page displays.

3. In the **File Settings** window, click **(...)** after **File name** and browse for **ex2.vhd** in the project folder (Figure 2–35).

Figure 2-35. File Settings



- 4. Select ex2.vhd and click Add.
- 5. Click OK.

The top-level file is added to the project. You have now created the complete design file.

This design implements the same divider as that in Design Example 1, but the functionality of the ALTDDIO_IN and ALTDDIO_OUT modules is implemented in a single megafunction, ALTDDIO_BIDIR. The bidirectional pins DDR_BIDIR8 [7..0] receive data at double the clock rate. The DDRBIDIR8_OUT_H[7..0] signals are the numerator and the DDRBIDIR8_OUT_L[7..0] signals are the denominator. These two sets of signals are passed to the lpm_divide module where the quotient and remainder are calculated. The divider calculates the quotient and remainder with a one-stage pipeline. The quotient and remainder are then fed via signals quotient [7..0] and remain[7..0] back to the ALTDDIO_BIDIR megafunction. The ALTDDIO_BIDIR megafunction then drives the data out through pins DDR_BIDIR8 [7..0] at double the data rate.

Implement the Divider Design

This section describes how to assign the Stratix EP1S10F780C6 device to the project and compile the project.

- 1. With the **ex2.qar** project open, on the Assignments menu, click **Settings**. The **Settings** dialog box displays.
- 2. In the **Category** list, select **Device**.
- 3. To answer Which device family will you be using?, select Stratix.
- 4. Under Target device, select Specific device selected in 'Available devices' list.
- 5. In the **Available devices** list, select **EP1S10F780C6**.
- 6. Under Show in 'Available devices' list, select FBGA as the Package, Pin count of 780, Speed grade of 6, and turn on Show Advanced Devices.
- Click OK.
- 8. On the Processing menu, click **Start Compilation**.
- 9. When the Full Compilation was successful box displays, click OK.

Functional Results—Simulate the Design in Quartus II Simulator


This section describes how to verify the design example you just created by simulating the design using the Quartus II Simulator.

To set up the Quartus II Simulator, perform the following steps:

- 1. On the Processing menu, click Generate Functional Simulation Netlist.
- 2. When the **Functional Simulation Netlist Generation was successful** box displays, click **OK**.
- 3. On the Assignments menu, click **Settings**. The **Settings** dialog box displays.
- 4. In the **Category** list, select **Simulator Settings**.
- 5. In the **Simulation mode** list, select **Functional**.
- 6. In the **Simulation input** box, type **ex2_ip.vwf**, or click **Browse (...)** to select the file in the project folder.
- 7. Turn on the **Run simulation until all vector stimuli are used** option.
- 8. Click OK.
- 9. On the Processing menu, click Start **Simulation**.
- 10. When the **Simulator was successful** box displays, click **OK**.

11. The **Simulation Report** window displays. Verify the simulation waveform results (Figure 2–36 on page 2–34).

Figure 2-36. Simulation Waveform



In Figure 2–36, the numerator (100) and denominator (5) are captured at 100 Mbps through pin DDRBIDIR8.

- On the rising edge of clk at 15 ns, the numerator (100) drives onto the signal DDRBIDIR8_OUT_H and the denominator (5) drives onto the signal DDRBIDIR8_OUT_L.
- At 35 ns the quotient (20) and the remainder (0) are calculated and driven onto the signals REG DDRBIDIR8 IN H and REG DDRBIDIR8 IN L.
- After the clock rises at 55 ns, when the oe signal is asserted at 60 ns, the quotient (20) drives onto the DDRBIDIR pins. The following low level of clk selects the remainder (0) to drive the same pins.

The waveform shown in Figure 2–36 contains calculations for two more sets of numbers. The latency exists because the divider includes a one-stage pipeline.

To allow the data to be driven out of the bidirectional pin in the simulation, make sure the input signal part of the bidirectional pin is set to a weak unknown, allowing the simulation to overwrite the value at the specific time interval. The Quartus II software creates an additional signal to emulate the output part of the bidirectional pin. This signal is named **<pin name> result**.

Functional Results—Simulate the Divider Design in ModelSim-Altera

Simulate the design in ModelSim to compare the results of both simulators. This user guide assumes that you are familiar with using ModelSim-Altera before trying out the design example. If you are unfamiliar with ModelSim-Altera, refer to the support page for software products on the Altera website (www.altera.com). On the support page, there are various links to topics such as installation, usage, and troubleshooting.


Set up the ModelSim-Altera simulator by performing the following steps.

1. Unzip the ALTDDIO_ex2_msim.zip file to any working directory on your PC.

- 2. Browse to the folder in which you unzipped the files and open the **ALTDDIO_ex2.do** file in a text editor.
- 3. In line 1 of the ALTDDIO_ex2.do file, replace <insert_directory_path_here> with the directory path of the appropriate library files. For example,
 C:/altera/71/modelsim ae/altera/verilog/stratix
- 4. On the File menu, click Save.
- 5. Start ModelSim-Altera.
- 6. On the File menu, click **Change Directory**.
- 7. Select the folder in which you unzipped the files. Click **OK**.
- 8. On the Tools menu, click Execute Macro.
- 9. Select the **ALTDDIO_ex2.do** file and click **Open**. This is a script file for ModelSim that automates all the necessary settings for the simulation.
- 10. Verify the results by looking at the **Waveform Viewer** window.

You may need to rearrange signals, remove redundant signals, and change the radix to match the appearance of the results in the Quartus II Simulator. Figure 2–37 shows the expected simulation results in ModelSim.

Figure 2-37. ModelSim Simulation Results



Conclusion

The Quartus II software provides parameterizable megafunctions ranging from simple arithmetic units, such as adders and counters, to advanced phase-locked loop (PLL) blocks, multipliers, and memory structures. These megafunctions are performance-optimized for Altera devices, and therefore provide more efficient logic synthesis and device implementation, because they automate the coding process and save valuable design time. You should use these functions during design implementation so you can consistently meet your design goals.

2–36 Chapter 2: Getting Started

Conclusion



This chapter describes the prototypes, component declarations, ports, and parameters of the ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR megafunctions. You can use the ports and parameters to customize the ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR megafunctions according to your application.

The parameter details are only relevant for users who bypass the MegaWizard Plug-In Manager interface and use the megafunction as a directly parameterized instantiation in their design. The details of these parameters are hidden if you use the MegaWizard Plug-In Manager interface.

For the most current information about the ports and parameters for these megafunctions, refer to the latest version of Quartus II Help.

Verilog HDL Prototype for the ALTDDIO_IN Megafunction

You can locate the following Verilog HDL prototype in the Verilog Design File (.v) altera_mf.v in the <*Quartus II installation directory*>\eda\synthesis directory.

```
module altddio_in
                                      intended_device_family = "unused",
implement_input_in_lcell = "ON",
invert_input_clocks = "OFF",
power_up_high = "OFF",
width = 1,
lpm_type = "altddio_in",
lpm_hint = "unused")
aclr
             parameter
             parameter
             parameter
             parameter
             .
parameter
             parameter
             parameter
input w
(
                         wire
                                       aclr,
             input
                          wire
                                       aset,
                                       [width-1:0]
[width-1:0]
[width-1:0]
                         wire
             input
                                                                 datain,
             output
                          wire
                                                                 dataout_h,
             output
                          wire
                                                                 dataout_1,
             input
                          wire
                                       inclock,
             input
                          wire
                                       inclocken,
                                      sclr,
sset)/* synthesis syn_black_box=1 */;
             input
                          wire
             input
                          wire
endmodule //altddio_in
```

VHDL Component Declaration for the ALTDDIO_IN Megafunction

You can locate the following VHDL Design File (.vhd) altera_mf.vhd in the < Quartus II installation directory>\libraries\vhdl\altera_mf directory.

```
component altddio_in
                generic (
intended_device_family :
implement_input_in_lcell
invert_input_clocks :
                                                                                                     string := "unused";
: string := "ON";
string := "OFF";
:= "OFF";
                                  power_up_high
width :
                                                                                     string :=
                                                                    natural;
                                  lpm_hint
                                                                                    ,
string := "UNUSED";
string := "altddio_in"
                                  lpm_type
                 );
port(
                                                                   in std_logic := '0';
in std_logic := '0';
in std_logic_vector(width-1 downto 0);
:         out std_logic_vector(width-1 downto 0);
:         out std_logic_vector(width-1 downto 0);
in std_logic.
                                  aclr
                                  datain
                                  dataout_h
                                  dataout_1
                                                                   in std_logic;
: in std_logic := '1';
in std_logic := '0';
in std_logic := '0'
                                  inclock :
inclocken
                                  sclr
);
end component;
```

Ports and Parameters for the ALTDDIO_IN Megafunction

Figure 3–1 shows the ports for the ALTDDIO_IN megafunction.

Figure 3-1. ALTDDIO_IN Ports




Table 3–1 shows the input ports, Table 3–2 shows the output ports, and Table 3–3 shows the ALTDDIO_IN megafunction parameters. The options listed in these tables are valid for Arria™ GX, Stratix® III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone® III, Cyclone II, Cyclone, HardCopy® II, HardCopy Stratix, and APEX™ II devices except where noted.

Table 3-1. ALTDDIO_IN Input Ports (Part 1 of 2)

Name	Required	Description	Comment
datain[]	Yes	DDR input data port	Input port WIDTH wide. The datain port should be directly fed from an input pin in the top-level design.
inclock	Yes	Clock signal to sample the DDR input	The datain port is sampled on each clock edge of the inclock signal.
inclocken	No	Clock enable for the data clock	_
aclr	No	Asynchronous clear input	The aclr and aset ports cannot be connected at the same time.

Table 3-1. ALTDDIO_IN Input Ports (Part 2 of 2)

Name	Required	Description	Comment
aset	No	Asynchronous set input	The aclr and aset ports cannot be connected at the same time.
scir	No	Synchronous clear input	The sclr and sset ports cannot be connected at the same time. The sclr port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only. (1)
sset	No	Synchronous set input	The sclr and sset ports cannot be connected at the same time. The sset port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only. (1)

Note to Table 3-1:

Table 3-2. ALTDDIO_IN Output Ports

Name	Required	Description	
dataout_h[]	Yes	Data sampled from datain[] port at the rising edge of the inclock signal.	
dataout_1[]	Yes	Data sampled from datain[] port at the falling edge of the inclock signal.	

Table 3-3. ALTDDIO_IN Parameters

Parameter	Туре	Required	Description
width	Integer	Yes	Width of datain, dataout_h, and dataout_l ports.
power_up_high	String	No	When both aset and aclr ports are unused, power_up_high parameter is available to specify power-up state of output ports. Values are "ON" and "OFF". The default setting is "OFF".
intended_device_family	String	No	This parameter is used for modeling and behavioral simulation. Available values are Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix,, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II.
invert_input_clocks	String	No	Values are ON or OFF . If omitted, the default value is OFF . If this parameter is set to ON , the inclock port must be inverted at the connection.
implement_input_in_lcell	String	No	Specifies whether the input channels should be implemented using logic cells. Values are ON , OFF , and UNUSED . If ommited, the default is UNUSED . This parameter is available for all supported devices.

⁽¹⁾ When designing with Stratix III devices, when sclr is asserted, it synchronously presets both the input path and resynchronization register.

Verilog HDL Prototype for the ALTDDIO_OUT Megafunction

You can locate the following Verilog HDL prototype in the Verilog Design File (.v) altera_mf.v in the <*Quartus II installation directory*>\eda\synthesis directory.

```
module altddio_out
                                    intended_device_family = "unused",
extend_oe_disable = "OFF",
invert_output = "OFF",
oe_reg = "UNREGISTERED",
power_up_high = "OFF",
width = 1,
lpm_type = "altddio_out",
lpm_hint = "unused")
aclr.
            parameter
            parameter
            parameter
            parameter
            parameter
            parameter
            parameter
            parameter
input w
(
                        wire
                                    aclr,
            input
                        wire
                                    aset.
                                     asec,
[width-1:0]
[width-1:0]
                        wire
                                                             datain_h,
            input
            input
                        wire
                                                             datain_1,
                        wire
                                     [width-1:0]
            output
                                                             dataout.
                        wire
             input
                                     [width-1:0]
            output
                        wire
                                                             oe out.
             input
                        wire
                                    outclock,
                        wire
                                    outclockén,
             input
             input
                        wire
                                    sclr.
                                    sset)/* synthesis syn_black_box=1 */;
            input
                        wire
endmodule //altddio_out
```

VHDL Component Declaration for the ALTDDIO_OUT Megafunction

You can locate the following VHDL Design File (.vhd) altera_mf.vhd in the < Quartus II installation directory>\libraries\vhdl\altera_mf directory.

```
component altddio_out
        generic (
intended_device_family :
                                 _family : string := "unused";
le : string := "OFF";
: string := "OFF";
string := "UNREGISTERED";
                 extend_oe_disable
                 invert_output
                 oe_reg :
                 power_up_high
                                          string := "OFF";
                 width :
                                 natural;
                                          string := "UNUSED";
string := "altddio_out"
                 lpm_type
        port(
                               aclr
                 aset
                 datain_h
                 datain_l
                 dataout :
                 oe
                oe_out :
                 outclock
outclocken
                 sclr
                 sset
end component;
```

Ports and Parameters for the ALTDDIO_OUT Megafunction

Ports for the ALTDDIO_OUT megafunction are shown in Figure 3–2.

Figure 3–2. ALTDDIO_OUT Ports



Table 3–4 shows the input ports, Table 3–5 shows the output ports, and Table 3–6 shows the ALTDDIO_OUT megafunction parameters. The options listed in these tables are valid for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II devices, except where noted.

Table 3-4. ALTDDIO_OUT Input Ports

Name	Required	Description	Comments
datain_h[]	Yes	Input data for rising edge of outclock port.	Input port wide.
datain_1[]	Yes	Input data for falling edge of outclock port.	Input port wide.
outclock	Yes	Clock signal to register data output.	dataout port outputs DDR data on each level of outclock signal.
outclocken	No	Clock enable for outclock port.	_
aclr	No	Asynchronous clear input.	The aclr and aset ports cannot be connected at the same time.
aset	No	Asynchronous set input.	The aclr and aset ports cannot be connected at the same time.
oe	No	Output enable for the dataout port.	Active-high signal. You can add an inverter if you need an active-low oe.
scir	No	Synchronous clear input.	The sclr and sset ports cannot be connected at the same time. The sclr port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only.
sset No Synchronous set input.		Synchronous set input.	The sclr and sset ports cannot be connected at the same time. The sset port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only.

Table 3-5. ALTDDIO_OUT Output Ports

Name	Required	Description	Comments
dataout[]	Yes	DDR output data port.	Output port WIDTH wide. dataout port should directly feed an output pin in top-level design.
oe_out	No	Output enable for the bidirectional padio port.	Output port [WIDTH-10] wide. This port is available for Stratix III and Cyclone III devices only.

Table 3-6. ALTDDIO_OUT Parameters

Parameter	Туре	Required	Comments
width	Integer	Yes	Sets the width of the datain_h, datain_l, and dataout ports.
power_up_high	String	No	When both the aset and aclr ports are unused, the power_up_high parameter is available to specify the power-up state of the output ports. Values are ON and OFF . The default setting is OFF .
intended_device_family	String	No	This parameter is used for modeling and behavioral simulation. Available values are Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II.
oe_reg	String	No	Specifies whether the oe port is registered. Values are REGISTERED , UNREGISTERED , and UNUSED . The default setting is UNUSED .
extend_oe_disable	String	No	This specifies whether the second oe register should be used. When the second oe register is used, the output pin is held at high impedance an extra half clock cycle after the oe port goes high. Values are ON , OFF , and UNUSED . The default setting is UNUSED .
lpm_hint	String	No	Allows you to assign Altera-specific parameters in VHDL Design Files (.vhd). The default is UNUSED.
lpm_type	String	No	Identifies the library of parameterized modules (LPM) entity name in VHDL Design Files.
invert_output	String	No	Specifies whether to invert the dataout [] output port. Values are ON or OFF . This parameter is available for Cyclone III and Cyclone II devices only.

Verilog HDL Prototype for the ALTDDIO_BIDIR Megafunction

You can locate the following Verilog HDL prototype in the Verilog Design File (.v) altera_mf.v in the <*Quartus II installation directory*>\eda\synthesis directory.

```
module altddio_bidir
                                     intended_device_family = "unused",
extend_oe_disable = "OFF",
implement_input_in_lcell = "OFF",
invert_output = "OFF",
oe_reg = "UNREGISTERED",
power_up_high = "OFF",
            parameter
             parameter
             parameter
            parameter
             parameter
                                      oe_reg = UNREGISTERED ,
power_up_high = "OFF",
width = 1,
lpm_type = "altddio_bidir",
lpm_hint = "unused")
             parameter
             parameter
             parameter
            parameter
input w
                         wire
                                      aclr,
(
             input
                         wire
                                      aset.
             output
                         wire
                                       [width-1:0]
                                                                combout.
                                      [width-1:0]
[width-1:0]
[width-1:0]
[width-1:0]
[width-1:0]
                         wire
                                                                datain_h,
             input
             input
                         wire
                                                                datain_l
                                                                dataout_h,
                         wire
            output
                                                               dataout_1,
dqsundelayedout,
             output
                         wire
                                      [width-1:0]
inclock,
                         wire
             output
             input
                         wire
             input
                         wire
                                      inclockén,
                                      oe,
[width-1:0]
             input
                         wire
                         wire
             output
                                                                oe_out,
             input
                         wire
                                      outclock,
             input
                         wire
                                      outclocken,
             inout
                         wire
                                      [width-1:0]
                                                                padio,
                                      sclr,
sset)/* synthesis syn_black_box=1 */;
             input
                         wire
             input
                         wire
endmodule //altddio_bidir
```

VHDL Component Declaration for the ALTDDIO_BIDIR Megafunction

You can locate the following VHDL Design File (.vhd) altera_mf.vhd in the < Quartus II installation directory>\libraries\vhdl\altera_mf directory.

```
component altddio_bidir
           generic (
intended_device_family :
                                                                  string := "unused";
string := "OFF";
                      extend_oe_disable : implement_input_in_lcell
                                            _in_lcell : string := "OFF";
: string := "OFF";
string := "UNREGISTERED";
                      invert_output
                      oe_reg :
                      power_up_high
width:
lpm_hint
                                                       string := "OFF";
                                            natural;
                                                       string := "UNUSED";
string := "altddio_bidir"
                      lpm_type
           );
port(
                                : in std_logic := '0';
: in std_logic := '0';
:: out std_logic_vector(width-1 downto 0);
_h : in std_logic_vector(width-1 dow
                      aclr
                      combout :
                                                       in std_logic_vector(width-1 downto 0);
in std_logic_vector(width-1 downto 0);
                      datain_h
                      datain_l
                                                       out std_logic_vector(width-1 downto 0);
out std_logic_vector(width-1 downto 0);
                      dataout_h
                      dataout_1
                      dqsundelayedout :
                                                       out std_logic_vector(width-1 downto 0);
logic := '0';
                     end compónent;
```

Ports and Parameters for the ALTDDIO_BIDIR Megafunction

Figure 3–3 shows the ports for the ALTDDIO_BIDIR megafunction.

Figure 3-3. ALTDDIO_BIDIR Ports




Table 3–7 shows the input ports, Table 3–8 shows the output ports, Table 3–9 shows the bidirectional port, and Table 3–10 shows the ALTDDIO_BIDIR megafunction parameters. The options listed in these tables are valid for Arria GX, Stratix III, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II devices.

Table 3-7. ALTDDIO_BIDIR Input Ports (Part 1 of 2)

Name	Required	Description	Comments
datain_h[]	Yes	Input data to be output to the padio port at the rising edge of the outclock port.	Input port [(WIDTH) - (1)0] wide.
datain_1[]	Yes	Input data to be output to the padio port at the falling edge of the outclock port.	Input port [(WIDTH) - (1)0] wide.
inclock	Yes	Clock signal to sample the DDR input.	The padio port is sampled on each clock edge of the inclock signal.
inclocken	No	Clock enable for the inclock port.	_
outclock	Yes	Clock signal to register the data output.	The padio port outputs the DDR data on each edge of the outclock signal.
outclocken	No	Clock enable for the outclock port.	_
aclr	No	Asynchronous clear input.	The aclr and aset ports cannot be connected at the same time.
aset	No	Asynchronous set input.	The aclr and aset ports cannot be connected at the same time.
oe	No	Output enable for the bidirectional padio port.	If the oe port is not connected, then the padio port is an output port.
scir	No	Synchronous clear input.	The sclr and sset ports cannot be connected at the same time. The sclr port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only. (1)

Table 3-7. ALTDDIO_BIDIR Input Ports (Part 2 of 2)

Name	Required	Description	Comments
sset	No	Synchronous set input.	The sclr and sset ports cannot be connected at the same time. The sset port is available for Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, HardCopy II, and HardCopy Stratix devices only. (1)

Note to Table 3-7:

(1) When designing with Stratix III devices, when sclr is deasserted, it synchronously presents both the input path and resynchronization register.

Table 3–8. ALTDDIO_BIDIR Output Ports

Name	Required	Description	Comments
dataout_h[]	Yes	Data sampled from the padio port at the rising edge of the inclock signal.	Output port [WIDTH-10] wide.
dataout_1[]	Yes	Data sampled from the padio port at the falling edge of the inclock signal.	Output port [WIDTH-10] wide.
combout[]	No Combinational output directly fed by the padio port.		(1)
dqsundelayedout[]	No	Undelayed output from the DQS pins.	Output port [WIDTH-10] wide. (2)
oe_out	No	Output enable for the bidirectional padio port.	Output port [WIDTH-10] wide. This port is available for Stratix III and Cyclone III devices only.

Notes to Table 3-8:

- (1) This port is available for Stratix series, HardCopy Stratix, Cyclone series, and APEX II devices only.
- (2) This port is available for Stratix and HardCopy Stratix devices only.

Table 3-9. ALTDDIO_BIDIR Bidirectional Port

Name	Required	Description	Comments
padio[]	Yes	Bidirectional DDR port that should directly feed a bidirectional pin in the top-level design.	The DDR data is transmitted and received on this bidirectional port. Bidirectional port [(WIDTH) - (1)0] wide.

Table 3-10. ALTDDIO_BIDIR Parameters (Part 1 of 2)

Parameter	Туре	Required	Comments
width	Integer	Yes	Width of the datain_h, datain_l, and dataout ports.
power_up_high	String	No	When both the aset and aclr ports are unused, the power_up_high parameter is available to specify the power-up state of the output ports. Values are ON and OFF . The default setting is OFF .
intended_device_family	String	No	This parameter is used for modeling and behavioral simulation. Available values are Arria GX, Stratix III, Stratix II, Stratix II GX, Stratix, Stratix GX, Cyclone III, Cyclone II, Cyclone, HardCopy II, HardCopy Stratix, and APEX II.

Table 3-10. ALTDDIO_BIDIR Parameters (Part 2 of 2)

Parameter	Туре	Required	Comments
lpm_type	String	No	Identifies the library of parameterized modules (LPM) entity name in VHDL Design Files.
oe_reg	String	No	Specifies whether the oe port is registered. Values are REGISTERED , UNREGISTERED , and UNUSED . The default setting is UNUSED .
implement_input_in_lcell	String	No	Specifies whether the input channels should be implemented using logic cells. Values are ON , OFF , and UNUSED . The default is UNUSED .
extend_oe_disable	String	No	Specifies whether the second oe register should be used. When the second oe register is used, the output pin is held at high impedance an extra half clock cycle after the oe port goes high. Values are ON , OFF , and UNUSED . The default setting is UNUSED .
invert_output	String	No	Specifies whether to invert the dataout [] output port. Values are ON or OFF . This parameter is available for Cyclone III and Cyclone II devices only.

VHDL LIBRARY-USE Declaration

The VHDL LIBRARY-USE declaration is not required if you use the VHDL component declaration.

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;



This chapter provides additional information about the document and Altera.

Document Revision History

The following table shows the revision history for this document.

Date	Version	Changes
September 2010	5.0	Added ports and parameters.
June 2007		Updated for Quartus II software version 7.1:
		■ Updated for Arria GX and Cyclone III devices.
	4.2	Updated and renamed "DDR MegaWizard Plug-Ins Page Descriptions" section.
	4.2	Added parameter to the ALTDDIO_IN megafunction.
		Added "Referenced Documents" section.
		Updated "Revision History" and "How to Contact Altera" sections.
March 2007	4.1	Added Cyclone III device to list of supported devices.
July 2006	4.0	Updated to reflect Quartus II 6.0 release, added ModelSim simulation information, updated design examples.
March 2005	3.0	Updated to reflect new GUI changes.
December 2004	2.0	Updated to reflect new document organization and GUI changes.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
recinical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General)	Email	nacomp@altera.com
(Software Licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning	
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.	
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \text{qdesigns} \text{directory}, \text{D:} drive, and \text{chiptrip.gdf} file.	
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.	
	Indicates variables. For example, $n + 1$.	
italic type	Variable names are enclosed in angle brackets (< >). For example, <file name=""> and <project name="">.pof file.</project></file>	
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.	
"Subheading Title"	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, "Typographic Conventions."	
	Indicates signal, port, register, bit, block, and primitive names. For example, \mathtt{datal} , \mathtt{tdi} , and \mathtt{input} . The suffix n denotes an active-low signal. For example, \mathtt{resetn} .	
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.	
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).	
4	An angled arrow instructs you to press the Enter key.	
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.	
	Bullets indicate a list of items when the sequence of the items is not important.	
	The hand points to information that requires special attention.	
	A question mark directs you to a software help system with related information.	
	The feet direct you to another document or website with related information.	
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.	
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.	
⊠	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.	