

**33<sup>rd</sup> IEEE International Conference on Computer Design**

**ICCD 2015**


**New York City, USA – October 18-21**



**33<sup>rd</sup> IEEE International Conference  
on  
Computer Design (ICCD)**

*18-21 October 2015  
New York City, USA*

*Sponsored By*



*Technical Support*



# Welcome Message

Welcome to the 33rd edition of the IEEE International Conference on Computer Design (ICCD) being held for the first time in New York City. ICCD encompasses a wide range of topics in research, design, and implementation of computer systems and their components. Over the last 33 years, ICCD has been at the forefront of creating, nurturing and promoting new research directions in computer design, including *secure computer design*, the theme for this year.

ICCD 2015 received over 269 regular paper submissions -- 87 to the Computer Systems and Application Track, 39 to the Electronic Design Automation Track, 47 to the Logic and Circuit Design Track, 42 to the Processor Architecture Track, and 54 to Test, Verification and Security Track. The ICCD program committee has done an outstanding job in selecting a truly outstanding technical program with 83 regular papers for presentation (acceptance rate: 31%) and 29 posters.

ICCD 2015 also features three special sessions and two tutorials for presentations.

Owing to a limited number of presentation slots coupled with an unprecedented number of high quality submissions -- regular papers, special session, and tutorials -- many excellent submissions could not be included in the ICCD 2015 program.

ICCD 2015 is delighted to host two top notch keynotes by Prof. Todd Austin of the University of Michigan and Mark Moraes of DE Shaw Research.

ICCD 2015 invites you to *Something Rotten!* and a pre-theater dinner at Carmine's.

Welcome to New York! New York'a hoşgeldiniz ! न्यूयॉर्क में स्वागत है ! مرحبا بكم في نيويورك  
benvenuti a New York! Σ α ς κ α λ ω σ ο ρ ι ζ ο υ μ ε σ τ η Ν έ α Υ ό ρ κ η !  
Willkommen nach New York 欢迎你们到纽约 ! ニューヨークへようこそ ! 뉴욕에  
오신 것을 환영합니다 van harte welkom in new york ! bem-vindo para Nova Iorque !  
velkommen til new york Bienvenue à New York ! Добро пожаловать в Нью-Йорк !  
Välkommen till new york !

Sincerely,

ICCD 2015 organizing, program and steering committee.

# *33rd IEEE International Conference on Computer Design*

## *Table of Contents*

|   |         |
|---|---------|
| Organizing Committee  | 4       |
| Agenda  |         |
| Monday, October 19, 2015  | 6 - 7   |
| Tuesday, October 20, 2015   | 9 - 12  |
| Wednesday, October 21, 2015   | 14 - 17 |
| Keynote Speaker Biography   |         |
| Todd Austin, University of Michigan                                   | 5       |
| Mark Moraes, D. E. Shaw Research                                      | 8       |
| Special Event   | 13      |
| Tutorials   |         |
| Sunday, October 18, 2015  | 19      |
| MAP   | 18 - 20 |
| Event Location  |         |
| 1) Kimmel Center<br>60, Washington Sq. South, New York City, NY-10010 |         |
| 2) NYU Abu Dhabi<br>19, Washington Sq. North, New York City, NY-10011 |         |

## *Wireless Access on the NYU Campus*

The NYU campus has wireless access throughout its buildings. To login the service please look for the Wi-Fi network “NYUROAM” and use below details:

Guest Account:- guest123

Guest Password:- iccd2015 (Case sensitive - in small letters)

# 33rd IEEE International Conference on Computer Design

## ORGANIZING COMMITTEE



**General Co-Chair**  
**Ramesh Karri**  
*New York University, USA*



**General Co-Chair**  
**Naehyuck Chang**  
*KAIST, Korea*



**Technical Program Co-Chair**  
**Sule Ozev**  
*Arizona State University, USA*



**Technical Program Co-Chair**  
**Sung Woo Chung**  
*Korea University, Korea*



**Special Session & Tutorial Co-Chair**  
**Luca Carloni**  
*Columbia University, USA*



**Special Session & Tutorial Co-Chair**  
**Cristian Pilato**  
*Columbia University, USA*



**Finance Chair**  
**Siddharth Garg**  
*New York University, USA*



**Publication Chair**  
**Jae-Sun Seo**  
*Arizona State University, USA*




**Registration Co-Chair**  
**Eren Kursun**  
*IBM, USA*



**Registration Co-Chair**  
**Mingoo Seok**  
*Columbia University, USA*



**Publicity Co-Chair**  
**Ozgur Sinanoglu**  
*New York University, Abu Dhabi*



**Publicity Co-Chair**  
**Yongpan Liu**  
*Tsinghua Univ, China*




**Publicity Co-Chair**  
**Lars Bauer**  
*Karlsruhe Institute of Technology, Germany*



**Publicity Co-Chair**  
**Swarup Bhunia**  
*Case Western Reserve University, USA*



**Web Chair**  
**Ender Yilmaz**  
*Freescall, USA*



**Local Arrangement Chair**  
**Michail Maniatakis**  
*New York University, Abu Dhabi*



**Steering Committee**  
**Kee Sup Kim**  
*Synopsys, USA (Chair)*



**Steering Committee**  
**Peter-Michael Seidel**  
*University of Hawaii, USA*



**Steering Committee**  
**Sandip Kundu**  
*University of Massachusetts, USA*



**Steering Committee**  
**Georgi Gaydadjiev**  
*Chalmers University, Sweden*



MONDAY, OCTOBER 19, 2015

## KEYNOTE

Eisner & Lubin Auditorium, 4th Floor, Kimmel Center



Todd Austin

University of Michigan

*Ending the Tyranny of Amdahl's Law*

**ABSTRACT:** If the computing industry wants to continue to make scalability the primary source of value in tomorrow's computing systems, we will have to quickly find new and productive ways to scale the serial portions of important applications. In this talk, I will highlight my work and the work of others to do just this through the application of heterogeneous parallel designs. Of course, we will want to address the scalability of sequential codes, but future scalability success will ultimately hinge on addressing how we address the scalability of future applications' through more affordable design and manufacturing techniques.

**BIOGRAPHY:** Todd Austin is a Professor of Electrical Engineering and Computer Science at the University of Michigan in Ann Arbor. His research interests include computer architecture, robust and secure system design, hardware and software verification, and performance analysis tools and techniques. Currently Todd is director of C-FAR, the Center for Future Architectures Research, a multi-university SRC/DARPA funded center that is seeking technologies to scale the performance and efficiency of future computing systems. Prior to joining academia, Todd was a Senior Computer Architect in Intel's Microcomputer Research Labs, a product-oriented research laboratory in Hillsboro, Oregon. Todd is the first to take credit (but the last to accept blame) for creating the Simple Scalar Tool Set, a popular collection of computer architecture performance analysis tools. Todd is co-author (with Andrew Tanenbaum) of the undergraduate computer architecture textbook, "Structured Computer Architecture, 6th Ed." In addition to his work in academia, Todd is founder and President of Simple Scalar LLC and co-founder of In Tempo Design LLC. In 2002, Todd was a Sloan Research Fellow, and in 2007 he received the ACM Maurice Wilkes Award for "Innovative contributions in Computer Architecture including the Simple Scalar Toolkit and the DIVA and Razor architectures." Todd received his PhD in Computer Science from the University of Wisconsin in 1996.

# MONDAY, OCTOBER 19, 2015

|             |   |  |
|-------------|---|--|
| 08:00-08:30 | <b>Breakfast</b>  | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 08:30-10:00 | <b>Opening &amp; Keynote</b><br><b>Ending the Tyranny of Amdahl's Law</b><br><i>Todd Austin, University of Michigan</i> | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 10:00-10:15 | <b>Break</b>  | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |

## Session 1

|             |  |  |
|-------------|--|--|
| 10:15-11:35 | <b>CSA 1 : NOC Design</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Paul Gratz, <i>Texas A&amp;M University</i>  |  |
|             | <b>Design of High-Performance, Power-Efficient Optical NoCs Using Silica-Embedded Silicon Nanophotonics</b><br><i>Elena Kakoulli, Vassos Soteriou, Charalambos Koutsides and Kyriacos Kalli</i>  |  |
|             | <b>A Fast and Energy Efficient Branch and Bound Algorithm for NoC Task Mapping</b><br><i>Jiashen Li and Yun Pan</i>  |  |
|             | <b>RoB-Router :Low Latency Network-on-Chip Router Microarchitecture Using Reorder Buffer</b><br><i>Cunlu Li and Dezun Dong</i>   |  |
|             | <b>PID Controlled Thermal Management of Photonic Network-on-Chip</b><br><i>Dharanidhar Dang, Rabi Mahapatra and Ej Kim</i>   |  |
| 11:40-13:00 | <b>CSA2: Energy and Performance Optimization</b>   | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Mingoo Seok, <i>Columbia University</i>  |  |
|             | <b>Exploring multiple sleep modes in On/Off based Energy Efficient HPC Networks</b><br><i>Karthikeyan P. Saravanan, Paul Carpenter and Alex Ramirez</i>  |  |
|             | <b>Wide I/O or LPDDR? Exploration and Analysis of Performance, Power and Temperature Trade-offs of Emerging DRAM Technologies in Embedded MPSoCs</b><br><i>Mohammad Hossein Hajkazemi, Mohammad Khavari Tavana and Houman Homayoun</i> |  |
|             | <b>Improving the Interface Performance of Synthesized Structural FAME Simulators through Scheduling</b><br><i>David Penry</i>  |  |
|             | <b>Using M/G/1 Queueing Models with Vacations to Analyze Virtualized Logic Computations</b><br><i>Michael Hall and Roger Chamberlain</i>   |  |
| 13:00-14:00 | <b>Lunch</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 14:00-15:20 | <b>CSA-3: Reliability and Memory Organization</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Karthik Swaminathan, <i>IBM</i>  |  |
|             | <b>Clotho: Proactive Wearout Deceleration in Chip-Multiprocessor Interconnects</b><br><i>Arseniy Vitkovskiy, Paul Gratz and Vassos Soteriou</i>  |  |
|             | <b>DLB: Dynamic Lane Borrowing for Improving Bandwidth and Performance in Hybrid Memory Cube</b><br><i>Xianwei Zhang, Youtao Zhang and Jun Yang</i>  |  |
|             | <b>Memory Design for Selective Error Protection</b><br><i>Yanan Cao, Long Chen and Zhao Zhang</i>  |  |
|             | <b>POS: A Popularity-based Online Scaling Scheme for RAID-Structured Storage Systems</b><br><i>Si Wu, Yinlong Xu, Yongkun Li and Yunfeng Zhu</i>   |  |
| 15:20-15:30 | <b>Break</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 15:30-16:30 | <b>LCD - 1: Application Oriented Design</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Jie Gu, <i>Northwestern University</i>   |  |
|             | <b>High-Speed Polynomial Multiplication Architecture for Ring-LWE Based Cryptosystems</b><br><i>Chaohui Du, Guoqiang Bai and Xingjun Wu</i>  |  |
|             | <b>A High-performance Dual-field Elliptic Curve Cryptographic Processor Based on a Systolic Array</b><br><i>Guoqiang Bai, Zhenwei Zhao and Gang Chen</i>   |  |
|             | <b>InvArch: A Hardware-Efficient Architecture for Matrix Inversion</b><br><i>Umer Cheema, Gregory Nash, Rashid Ansari and Ashfaq Khokhar</i>   |  |

# MONDAY, OCTOBER 19, 2015

## Session 2

|             |  |
|-------------|--|
| 10:15-11:35 | <b>TVS 1 : Verification</b> <span style="float: right;">406, Kimmel Center</span>  |
|             | <b>Session Chair:</b> Masahiro Fujita, <i>University of Tokyo</i>  |
|             | <b>Power-Aware Multi-Voltage Custom Memory Models for Enhancing RTL and Low Power Verification</b><br><i>Vijay Kiran Kalyanam, Martin Saint-Laurent and Jacob Abraham</i>  |
|             | <b>Clustering-based Revision Debug in Regression Verification</b><br><i>Djordje Maksimovic, Andreas Veneris and Zissis Poulos</i>  |
|             | <b>SI-SMART: Functional Test Generation for RTL Circuits Using Loop Abstraction and Learning Recurrence Relationships</b><br><i>Prateek Puri and Michael Hsiao</i>   |
|             | <b>Emulation-Based Selection and Assessment of Assertion Checkers for Post-Silicon Validation</b><br><i>Pouya Taatizadeh and Nicola Nicolici</i>   |
| 11:40-13:00 | <b>EDA1: Error and Fault Tolerant Circuits</b> <span style="float: right;">406, Kimmel Center</span>   |
|             | <b>Session Chair:</b> Donatella Sciuto, <i>Politecnico di Milano</i>   |
|             | <b>An Automated Design Flow for Approximate Circuits based on Reduced Precision Redundancy</b><br><i>Daniele Jahier Pagliari, Andrea Calimera, Enrico Macii and Massimo Poncino</i>                              |
|             | <b>Logic Simplification by Minterm Complement for Error Tolerant Application</b><br><i>Hideyuki Ichihara, Tomoya Inaoka, Tsuyoshi Iwagaki and Tomoo Inoue</i>  |
|             | <b>Fault-Tolerant In-Memory Crossbar Computing using Quantified Constraint Solving</b><br><i>Alvaro Velasquez and Sumit Kumar Jha</i>  |
| 13:00-14:00 | <b>Improving Reliability, Performance, and Energy Efficiency of STT-MRAM with Dynamic Write Latency</b><br><i>Ali Ahari, Mojtaba Ebrahimi, Fabian Oboril and Mehdi Tahoori</i>                                   |
|             | <b>Lunch</b> <span style="float: right;"><i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i></span>   |
| 14:00-15:20 | <b>PA-1: Optimizing Cache Access</b> <span style="float: right;">406, Kimmel Center</span>   |
|             | <b>Session Chair:</b> Gang Quan, <i>Florida International University</i>   |
|             | <b>Immediate Sleep: Reducing Energy Impact of Peripheral Circuits in STT-MRAM Caches</b><br><i>Eishi Arima, Hiroki Noguchi, Takashi Nakada, Shinobu Miwa, Susumu Takeda, Shinobu Fujita and Hiroshi Nakamura</i> |
|             | <b>Exploit Common Source-Line to Construct Energy Efficient Domain Wall Memory based Caches</b><br><i>Xianwei Zhang, Lei Zhao, Youtao Zhang and Jun Yang</i>   |
|             | <b>SCP: Synergistic Cache Compression and Prefetching</b><br><i>Bhargavraj Patel, Gokhan Memik and Nikos Hardavellas</i>   |
| 15:20-15:30 | <b>Application Behavior Aware Re-reference Interval Prediction for Shared LLC</b><br><i>Parth Lathigara, Shankar Balachandran and Virendra Singh</i>   |
|             | <b>Break</b> <span style="float: right;"><i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i></span>   |
| 15:30-16:30 | <b>Special Session 1: Data Mining for Computer Design</b> <span style="float: right;">406, Kimmel Center</span>  |
|             | <b>Session Chair:</b> Antonio Miele, <i>Politecnico di Milano</i>  |
|             | <b>Applied Statistical Inference for System Design and Management</b><br><i>Benjamin Lee, Duke University</i>  |
|             | <b>Exploiting GPU architectures for dynamic invariant mining</b><br><i>Nicola Bombieri, Federico Busato, Alessandro Danese, Luca Piccolboni and Graziano Pravadelli, University of Verona</i>                    |
|             | <b>ItHELPS: Iterative High-accuracy Error Localization in Post-Silicon</b><br><i>Valeria Bertacco and Wade Bonkowski, University of Michigan</i>   |

TUESDAY, OCTOBER 20, 2015

## KEYNOTE

Eisner & Lubin Auditorium, 4th Floor, Kimmel Center



Mark Moraes

D. E. Shaw Research

*Exploiting Hardware-Software Co-Design to Speed Up Molecular Dynamics Simulation*

**ABSTRACT:** Anton 2 is the second generation of a family of massively parallel special-purpose supercomputers for molecular dynamics simulations. The embedded software that runs on the Anton machines is co-designed with the underlying hardware, allowing the code to exploit unique capabilities of the hardware, and the hardware to make careful trade-offs for maximum performance, while preserving flexibility and programmability. This closely coupled co-design is a major reason for Anton's large performance improvement—as much as two orders of magnitude—over commodity clusters and general-purpose supercomputers.

**BIOGRAPHY:** Mark Moraes is Head of Engineering at D. E. Shaw Research, where he leads the engineering and systems development work conducted at DESRES. Mark received an M.A.Sc. from the University of Toronto, and a B.Tech. from the Indian Institute of Technology, New Delhi, both in electrical engineering.



# TUESDAY, OCTOBER 20, 2015

|             |  |  |
|-------------|--|--|
| 08:00-08:30 | <b>Breakfast</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 08:30-09:35 | <b>Keynote</b><br><b>Exploiting Hardware-Software Co-Design to Speed Up Molecular Dynamics Simulation</b><br><i>Mark Moraes, D. E. Shaw Research</i> | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |

## Session 1

|             |  |  |
|-------------|--|--|
| 09:30-10:30 | <b>CSA-4: Heterogeneous Computing Systems</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Houman Homayoun, <i>George Mason University</i>  |  |
|             | <b>An orchestrated approach to efficiently manage resources in heterogeneous system architectures</b><br><i>Gabriele Pallotta, Gianluca Durelli, Antonio Miele, Cristiana Bolchini and Marco Domenico Santambrogio</i> |  |
|             | <b>Energy-Efficient Execution of Data-Parallel Applications on Heterogeneous Mobile Platforms</b><br><i>Alok Prakash, Siqu Wang, Alexandru Eugen Irimiea and Tulika Mitra</i>  |  |
|             | <b>Sequential C-code to Distributed Pipelined Heterogeneous MPSoC Synthesis for Streaming Applications</b><br><i>Jude Angelo Ambrose, Jorgen Peddersen, Yusuke Yachide, Kapil Batra and Sri Parameswaran</i>           |  |
| 10:30-10:50 | <b>Break</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 10:50-12:30 | <b>EDA -2: Logic and Layout Synthesis</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Kyle Rupnow, <i>Advanced Digital Sciences Center</i>   |  |
|             | <b>SOP Based Logic Synthesis for Memristive IMPLY Stateful Logic</b><br><i>Felipe Marranghello, Vinicius Callegaro, Andre Reis and Renato Ribas</i>  |  |
|             | <b>CSL: Coordinated and Scalable Logic Synthesis Techniques for Effective NBTI Reduction</b><br><i>Chen-Hsuan Lin, Subhendu Roy, Chun-Yao Wang, David Z. Pan and Deming Chen</i>                                       |  |
|             | <b>A Pre-search Assisted ILP Approach to Analog Integrated Circuit Routing</b><br><i>Chia-Yu Wu, Helmut Graeb and Jiang Hu</i>   |  |
|             | <b>Trace-Based Automated Logical Debugging for High-Level Synthesis Generated Circuits</b><br><i>Pietro Fezzardi, Michele Castellana and Fabrizio Ferrandi</i>   |  |
|             | <b>Physical Synthesis of DNA Circuits with Spatially Localized Gates</b><br><i>Jinwook Jung, Daijoon Hyun and Youngsoo Shin</i>  |  |
| 12:30-13:50 | <b>Lunch</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 13:50-15:30 | <b>PA-2: Optimization for Power and Speed</b>  | <i>405, Kimmel Center</i>                                      |
|             | <b>Session Chair:</b> Nikos Hardavellas, <i>Northwestern University</i>  |  |
|             | <b>Comparison of Single-ISA Heterogeneous versus Wide Dynamic Range Processors for Mobile Applications</b><br><i>Hamid Reza Ghasemi, Ulya R. Karpuzcu and Nam Sung Kim</i>   |  |
|             | <b>A Low-Cost and Low-Latency Heterogeneous Ring-Chain Network for GPGPUs</b><br><i>Xia Zhao, Sheng Ma, Chen Li, Lu Wang and Zhiying Wang</i>  |  |
|             | <b>Effective Hardware-Level Thread Synchronization for High Performance and Power Efficiency in Application Specific Multithreaded Embedded Processors</b><br><i>Mahanama Wickramasinghe and Hui Guo</i>               |  |
|             | <b>Dynamic Core Scaling: Trading off Performance and Energy Beyond DVFS</b><br><i>Wei Zhang, Hang Zhang and John Lach.</i>   |  |
|             | <b>Online Mechanism for Reliability and Power-Efficiency Management of a Dynamically Reconfigurable Core</b><br><i>Sudarshan Srinivasan, Israel Koren and Sandip Kundu</i>   |  |
| 15:30-16:30 | <b>Poster Session</b>  | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 16:30-21:30 | <b>Social Event</b>  |  |

## POSTER SESSION -TUESDAY, OCTOBER 20, 2015

|    |   |
|----|---|
| 1  | <b>Power Management of Pulsed-Index Communication Protocols</b><br><i>Shahzad Muzaffar and Ibrahim (Abe) M. Elfadel</i>   |
| 2  | <b>Big Data on Low Power Cores Are Low Power Embedded Processors a good fit for the Big Data Workloads?</b><br><i>Maria Malik and Houman Homayoun</i>   |
| 3  | <b>Energy-Optimal Voltage Model Supporting a Wide Range of Nodal Switching Rates for Early Design-Space Exploration</b><br><i>Doyun Kim, Jiangyi Li and Mingoo Seok</i>                             |
| 4  | <b>On the Conditions of Guaranteed k-Fault Tolerant Systems Supporting On-The-Fly Repairs</b><br><i>Soumya Banerjee and Wenjing Rao</i>   |
| 5  | <b>Exploring the Viability of Stochastic Computing</b><br><i>Joao Marcos de Aguiar and Sunil P. Khatrri</i>   |
| 6  | <b>A new encoding mechanism for low power inter-chip serial communication in asynchronous circuits</b><br><i>Tomohiro Yoneda and Masashi Imai</i>   |
| 7  | <b>Energy-Efficient Data Movement with Sparse Transition Encoding</b><br><i>Yanwei Song, Mahdi Nazm Bojnordi and Engin Ipek</i>   |
| 8  | <b>A Low Power Buffer-Aided Vector Register File for LTE Baseband Signal Processing</b><br><i>Liu Zhiguo, Zhu Ziyuan, Shi Jinglin, Liu Jinbao and Li Shiqiang</i>                                   |
| 9  | <b>An Aging-Aware Battery Charge Scheme for Mobile Devices Exploiting Plug-in Time Patterns</b><br><i>Alberto Bocca, Alessandro Sassone, Alberto Macii, Enrico Macii and Massimo Poncino</i>        |
| 10 | <b>Analytic Processor Model for Fast Design-Space Exploration</b><br><i>Rik Jongerius, Giovanni Mariani, Andreea Simona Anghel, Gero Dittmann, Erik Vermij and Henk Corporaal</i>                   |
| 11 | <b>A Pair Selection Algorithm for Robust RO-PUF Against Environmental Variations and Aging</b><br><i>Md. Tauhidur Rahman, Domenic Forte, Fahim Rahman and Mark Tehranipoor</i>                      |
| 12 | <b>Chameleon: Adaptive Energy-Efficient Heterogeneous Network-on-Chip</b><br><i>Ji Wu, Dezun Dong, Xiangke Liao and Li Wang</i>   |
| 13 | <b>Combative Cache Efficacy Techniques: Analysis of cache replacement in the context of independent prefetching in last level cache</b><br><i>Cesar Gomes and Mark Hempstead</i>                    |
| 14 | <b>Shift-Aware Racetrack Memory</b><br><i>Ehsan Atoofian and Ahsan Saghir</i>   |
| 15 | <b>ROST-C: Reliability driven Optimisation and Synthesis Techniques for Combinational Circuits</b><br><i>Satish Grandhi, David McCarthy, Christian Spagnol, Emanuel Popovici and Sorin Cotofana</i> |

## POSTER SESSION -TUESDAY, OCTOBER 20, 2015

|    |   |
|----|---|
| 16 | <b>Data-Driven Logic Synthesizer for Acceleration of Forward Propagation in Artificial Neural Networks</b><br><i>Khaled Z. Mahmoud, William E. Smith, Mark Fishkin and Timothy N. Miller</i>  |
| 17 | <b>Fixed-Function Hardware Sorting Accelerators for Near Data MapReduce Execution</b><br><i>Seth H. Pugsley, Arjun Deb, Rajeev Balasubramonian and Feifei Li</i>  |
| 18 | <b>Energy-Efficient Reconstruction of Compressively Sensed Bioelectrical Signals with Stochastic Computing Circuits</b><br><i>Yufei Ma, Minkyu Kim, Yu Cao, Jae-Sun Seo and Sarma Vrudhula</i>  |
| 19 | <b>Exploiting Request Characteristics and Internal Parallelism to Improve SSD Performance</b><br><i>Bo Mao and Suzhen Wu</i>  |
| 20 | <b>FDRAM: DRAM Architecture Flexible in Successive Row and Column Accesses</b><br><i>Jeongjae Yu and Wooyoung Jang</i>  |
| 21 | <b>Runtime Multi-Optimizations for Energy Efficient On-chip Interconnections</b><br><i>Yuan He, Masaaki Kondo, Takashi Nakada, Hiroshi Sasaki, Shinobu Miwa and Hiroshi Nakamura</i>  |
| 22 | <b>A Hardware-based Multi-objective Thread Mapper for Tiled Manycore Architectures</b><br><i>Ravi Kumar Pujari, Thomas Wild and Andreas Herkersdorf</i>   |
| 23 | <b>Automatic identification of assertions and invariants with small numbers of test vectors</b><br><i>Masahiro Fujita</i>   |
| 24 | <b>A Novel 3D Graphics DRAM Architecture for High-Performance and Low-Energy Memory Accesses</b><br><i>Ishan G Thakkar and Sudeep Pasricha</i>  |
| 25 | <b>M-MAP: Multi-Factor Memory Authentication for Secure Embedded Processors</b><br><i>Syed Kamran Haider, Masab Ahmad, Farrukh Hijaz, Astha Patni, Ethan Johnson, Matthew Seita, Omer Khan and Marten van Dijk</i>                            |
| 26 | <b>Acceleration of Microwave Imaging Algorithms for Breast Cancer Detection via High-Level Synthesis</b><br><i>Daniele Jahier Pagliari, Mario R. Casu and Luca P. Carloni</i>   |
| 27 | <b>Power and Performance Characterization, Analysis and Tuning for Energy-efficient Edge Detection on Atom and ARM based Platforms</b><br><i>Paul Otto, Maria Malik, Nima Akhlaghi, Rebel Sequeira, Houman Homayoun and Siddhartha Sikdar</i> |
| 28 | <b>Security Implications of Cyberphysical Digital Microfluidic Biochips</b><br><i>Sk Subidh Ali, Mohamed Ibrahim, Ozgur Sinanoglu, Krishnendu Chakrabarty and Ramesh Karri</i>  |
| 29 | <b>Hardware Support for Production Run Diagnosis of Performance Bugs</b><br><i>Abdullah Muzahid</i>   |
| 30 | <b>Pre-Promotion: Synergizing Prefetching and Anti-thrashing Replacement Policy [Work in Progress]</b><br><i>Midoriko Chikara, Hidetsugu Irie, Makoto Sahoda, Masato Yoshimi and Tsutomu Yoshinaga</i>  |

# TUESDAY, OCTOBER 20, 2015

## Session 2

|             |  |  |
|-------------|--|--|
| 09:30-10:30 | <b>Special Session 2: Cyber-physical Integration and Design Automation for Microfluidic Biochips</b><br><i>406, Kimmel Center</i>  |  |
|             | <b>Session Chair:</b> Jiang Hu, <i>Texas A&amp;M University</i>  |  |
|             | <b>Wet Computers: The Need for Design Automation and Programmability in Microfluidics</b><br><i>William Grover, University of California at Riverside</i>  |  |
|             | <b>Cyber-physical Adaptation in Digital Microfluidic Biochips</b><br><i>Tsung-Yi Ho, William Grover, Shiyen Hu and Krishnendu Chakrabarty, Duke University</i>   |  |
|             | <b>Physical Design for Cyber-physical Microfluidic Biochips: Co-Optimization and Co-Scheduling of Biochemical Operations and On-Chip Sensors</b><br><i>Tsung-Yi Ho, National Tsinghua University</i>         |  |
| 10:30-10:50 | <b>Break</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 10:50-12:30 | <b>TVS-2: Security</b><br><i>406, Kimmel Center</i>  |  |
|             | <b>Session Chair:</b> Simha Sethumadhavan, <i>Columbia University</i>  |  |
|             | <b>Deep Packet Field Extraction Engine (DPFEE): A Pre-processor for Network Intrusion Detection and Denial-of-Service Detection Systems</b><br><i>Vinayaka Jyothi, Sateesh K. Addepalli and Ramesh Karri</i> |  |
|             | <b>3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks</b><br><i>Chongxi Bao and Ankur Srivastava</i>   |  |
|             | <b>Side-Channel Power Analysis of a GPU AES Implementation</b><br><i>Chao Luo, Yunsu Fei, Pei Luo, Saoni Mukherjee and David Kaeli</i>   |  |
|             | <b>Performance Optimization for On-Chip Sensors to Detect Recycled Ics</b><br><i>Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte</i>   |  |
|             | <b>From Theory to Practice of Private Circuit: A Cautionary Note</b><br><i>Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay</i>                                  |  |
| 12:30-13:50 | <b>Lunch</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 13:50-15:30 | <b>LCD-2: Resistive Memories</b><br><i>406, Kimmel Center</i>  |  |
|             | <b>Session Chair:</b> Sankar Basu, <i>NSF</i>  |  |
|             | <b>Fast Boolean Logic Mapped on Memristor Crossbar</b><br><i>Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels</i>   |  |
|             | <b>Reliable and High Performance STT-MRAM Architectures based on Controllable-Polarity Devices</b><br><i>Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu</i>     |  |
|             | <b>Increasing Reconfigurability with Memristive Interconnects</b><br><i>John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan</i>   |  |
|             | <b>Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings</b><br><i>Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti</i>                                     |  |
|             | <b>A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures</b><br><i>Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero</i>   |  |
| 15:30-16:30 | <b>Poster Session</b>  | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 16:30-21:30 | <b>Social Event</b>  |  |

TUESDAY, OCTOBER 20, 2015  
SOCIAL EVENT

*PRE-THEATRE DINNER @ 5:00 pm*

# CARMINE'S<sup>SM</sup>

**Location:** 200 W 44th St, New York, NY 10036  
**Phone:** (212) 221-0242

*BROADWAY SHOW @ 7:30 pm*



**Location:** St. James Theatre  
246 West 44th Street Between 7th & 8th Avenue



# WEDNESDAY, OCTOBER 21, 2015

|                  |  |  |
|------------------|--|--|
| 08:00-08:30      | <b>Breakfast</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| <b>Session 1</b> |  |  |
| 08:30-10:10      | <b>LCD-3: Design of Special Function Circuit</b>   | <i>405, Kimmel Center</i>                                      |
|                  | <b>Session Chair:</b> Bo Yuan, <i>City College NY</i>  |  |
|                  | <b>A Methodology for Power Characterization of Associative Memories</b><br><i>Dawei Li, Siddhartha Joshi, Seda Ogreni-Memik, James Hoff, Sergo Jindariani, Tiehui Liu, Jamieson Olsen and Nhan Tran</i>  |  |
|                  | <b>Exploring Well Configurations for Voltage Level Converter Design in 28nm UTBB FDSOI technology</b><br><i>Pasquale Corsonello, Stefania Perri and Fabio Frustaci</i>   |  |
|                  | <b>A Wirelessly Powered System with Charge Recovery Logic</b><br><i>Leo Filippini, Emre Salman and Baris Taskin</i>  |  |
|                  | <b>Reactive Clocks with Variability-Tracking Jitter</b><br><i>Jordi Cortadella, Luciano Lavagno, Pedro López, Marc Lupon, Alberto Moreno, Antoni Roca and Sachin S. Sapatnekar.</i>  |  |
|                  | <b>Methods for Analysing and Improving the Fault Resilience of Delay-Insensitive Codes</b><br><i>Jakob Lechner, Andreas Steinger and Florian Huemer</i>  |  |
| 10:10-10:30      | <b>Break</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 10:30-12:10      | <b>CSA-5: Managing Multi-Core Systems</b>  | <i>405, Kimmel Center</i>                                      |
|                  | <b>Session Chair:</b> Ann Gordon-Ross, <i>University of Florida</i>  |  |
|                  | <b>Pool Directory: Efficient Coherence Tracking with Dynamic Directory Allocation in Many-core Systems</b><br><i>Sudhanshu Shukla and Mainak Chaudhuri</i>   |  |
|                  | <b>A Multicore Vacation Scheme for Thermal-Aware Packet Processing</b><br><i>Chih-Hsun Chou and Laxmi Bhuyan</i>   |  |
|                  | <b>Dark Silicon Aware Runtime Mapping for Many-core Systems: A Patterning Approach</b><br><i>Anil Kanduri, Mohammad-Hashem Haghighi, Amir-Mohammad Rahmani, Axel Jantsch, Pasi Liljeberg and Hannu Tenhunen</i>                                    |  |
|                  | <b>Realizing Complexity-Effective On-Chip Power Delivery for Many-Core Platforms by Exploiting Optimized Mapping</b><br><i>Mohammad Khavari Tavana, Divya Pathak, Mohammad Hossein Hajkazemi, Maria Malik, Ioannis Savidis and Houman Homayoun</i> |  |
|                  | <b>Cache Allocation for Fixed-Priority Real-Time Scheduling on Multi-Core Platforms</b><br><i>Gustavo A. Chaparro-Baquero, Soamar Homs, Omara Vichot, Shaolei Ren, Gang Quan and Shangping Ren</i>   |  |
| 12:10-13:30      | <b>Lunch</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 13:30-15:10      | <b>CSA-6: Performance Monitoring and Characterization</b>  | <i>405, Kimmel Center</i>                                      |
|                  | <b>Session Chair:</b> Sisu Xi, <i>Two Sigma Securities</i>   |  |
|                  | <b>RAPITIMATE: Rapid Performance Estimation of Pipelined Processing Systems Containing Shared Memory</b><br><i>Su Shwe, Kapil Batra, Yusuke Yachide, Jorgen Peddersen and Sri Parameswaran</i>   |  |
|                  | <b>Power Agility Metrics: Measuring Dynamic Characteristics of Energy Proportionality</b><br><i>Rizwana Begum and Mark Hempstead</i>   |  |
|                  | <b>VPM: Virtual Power Meter Tool for Low-Power Many-Core/Heterogeneous Data Center Prototype</b><br><i>Santhosh Kumar Rethinagiri, Oscar Palomar, Javier Arias Moreno, Osman Unsal and Adrian Cristal</i>  |  |
|                  | <b>TriState-SET: Proactive SET for Improved Performance of MLC Phase Change Memories</b><br><i>Xianwei Zhang, Youtao Zhang and Jun Yang</i>  |  |
|                  | <b>OpenNVM: An Open-Sourced FPGA-based NVM Controller for Low Level Memory Characterization</b><br><i>Jie Zhang, Gieseo Park, David Donofrio, Mustafa Shihab, John Shalf and Myoungsoo Jung</i>  |  |
| 15:10-15:30      | <b>Break</b>   | <i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i> |
| 15:30-16:30      | <b>CSA-7: Application-Specific Computation</b>   | <i>405, Kimmel Center</i>                                      |
|                  | <b>Session Chair:</b> Jiang Li, <i>Shanghai Jiao Tong University</i>   |  |
|                  | <b>Energy-Efficient Implementations of GF(p) and GF(2^m) Elliptic Curve Cryptography</b><br><i>Andrew Targhetta, Donald Owen, Francis Israel and Paul Gratz</i>  |  |
|                  | <b>Hybrid Scratchpad and Cache Memory Management for Energy-Efficient Parallel HEVC Encoding</b><br><i>Chang Song, Lei Ju and Zhiping Jia</i>  |  |
|                  | <b>Mobile Ecosystem Driven Application-Specific Low-Power Control Microarchitecture</b><br><i>Garobournoutian and Alex Orailoglu</i>   |  |

# WEDNESDAY, OCTOBER 21, 2015

## Session 2






|             |  |
|-------------|--|
| 08:30-10:10 | <b>PA-3: Architecting Processors Using New Circuit Technologies and Topologies</b> <span style="float: right;">406, Kimmel Center</span>   |
|             | <b>Session Chair:</b> Shinobu Miwa, <i>The University of Electro-Communications</i>  |
|             | <b>Architecting a MOS Current Mode Logic (MCML) Processor for Fast, Low Noise and Energy-Efficient Computing in the Near-Threshold Regime</b><br><i>Yuxin Bai, Yanwei Song, Mahdi Nazm Bojnordi, Alex Shapiro, Engin Ipek and Eby Friedman</i> |
|             | <b>VLSI Implementation of High-Throughput, Low-Energy, Configurable MIMO Detector</b><br><i>Pierce I-Jen Chuang, Manoj Sachdev and Vincent Gaudet</i>  |
|             | <b>A Novel Approach to Control Reconvergence Prediction</b><br><i>Walid J. Ghandour and Nadine J. Ghandour</i>   |
|             | <b>Exploring Early &amp; Late ALUs for Single-Issue In-Order Pipelines</b><br><i>Alen Bardizbanyan and Per Larsson-Edefors</i>   |
|             | <b>Improving Memristor Memory with Sneak Current Sharing</b><br><i>Manjunath Shevgoor, Naveen Muralimanohar, Rajeev Balasubramonian and Yoocharn Jeon</i>  |
| 10:10-10:30 | <b>Break</b> <span style="float: right;"><i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i></span>   |
| 10:30-12:10 | <b>TVS-3: Test Optimization</b> <span style="float: right;">406, Kimmel Center</span>  |
|             | <b>Session Chair:</b> Adit Singh, <i>Auburn University</i>   |
|             | <b>A Novel TSV Probing Technique with Adhesive Test Interposer</b><br><i>Li Jiang, Xiangwei Huang, Hongfeng Xie, Qiang Xu, Chao Li, Xiaoyao Liang and Huiyun Li</i>  |
|             | <b>A Methodology To Generate Evenly Distributed Input Stimuli By Clustering Of Variable Domain</b><br><i>Jomu George Mani Paret and Otmame Ait Mohamed</i>   |
|             | <b>A Scan Chain Optimization Method for Diagnosis</b><br><i>Huajun Chen, Zichu Qi, Lin Wang and Chao Xu</i>  |
|             | <b>A One-Pass Test-Selection Method for Maximizing Test Coverage</b><br><i>Cheng Xue and R. D. Shawn Blanton</i>   |
| 12:10-13:30 | <b>Non-Enumerative Correlation-Aware Path Selection</b><br><i>Ahish Mysore Somashekar, Spyros Tragoudas and Rathish Jayabharathi</i>   |
|             | <b>Lunch</b> <span style="float: right;"><i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i></span>   |
| 13:30-15:10 | <b>EDA-3: Improving Computational Efficiency of Circuit Analysis</b> <span style="float: right;">406, Kimmel Center</span>   |
|             | <b>Session Chair:</b> Tsung-Yi Ho, <i>National Cheng Kung University</i>   |
|             | <b>3DCAM: A Low Overhead Crosstalk Avoidance Mechanism for TSV-Based 3D Ics</b><br><i>Reza Miroslanlou, Mohammadkazem Taram, Zahra Shirmohammadi and Seyed-Ghassem Miremadi</i>  |
|             | <b>GPU Acceleration for PCA-Based Statistical Static Timing Analysis</b><br><i>Yiren Shen and Jiang Hu</i>   |
|             | <b>Bottom-up disjoint-support decomposition based on cofactor and Boolean difference analysis</b><br><i>Vinicius Callegaro, Felipe Marranghello, Mayler Martins, Renato Ribas and Andre Reis</i>   |
|             | <b>Optimized Local Control Strategy for Voice-based Interaction-tracking Badges for Social Applications</b><br><i>Xiaowei Liu, Alex Doboli and Fan Ye</i>  |
| 15:10-15:30 | <b>FPGA-SPICE: A Simulation-based Power Estimation Framework for FPGAs</b><br><i>Xifan Tang, Pierre-Emmanuel Gaillardon and Giovanni De Micheli</i>  |
|             | <b>Break</b> <span style="float: right;"><i>Eisner &amp; Lubin Auditorium, 4th Floor, Kimmel Center</i></span>   |
| 15:30-16:30 | <b>Special Session 3: Reliable and Secure Mobile Cognition</b> <span style="float: right;">406, Kimmel Center</span>   |
|             | <b>Session Chair:</b> Karthik Swaminathan, <i>IBM T. J. Watson</i>   |
|             | <b>Resilient Mobile Cognition: Algorithms, Innovations, and Architectures</b><br><i>R. Viguier, C-C. Lin, K. Swaminathan, A. Vega, A. Buyuktosunoglu, S. Pankanti, P. Bose, H. Akbarpour, F. Bunyak, K. Palaniappan, G. Seetharaman</i>        |
|             | <b>A Testing Platform for On-drone Computation</b><br><i>Wang Zhou, Dhruv Nair, Oki Gunawan, Theodore van Kessel and Hendrik F. Hamann</i>   |
|             | <b>Resilient, UAV-Embedded Real-Time Computing</b><br><i>Augusto Vega, Chung-Ching Lin, Karthik Swaminathan, Alper Buyuktosunoglu, Sharathchandra Pankanti and Pradip Bose</i>   |

## NOTES

[illegible]

# WEDNESDAY, OCTOBER 21, 2015

## Session 3

| IEEE Women in Engineering Workshop at ICCD 2015 |  | Eisner & Lubin Auditorium, 4th Floor, Kimmel Center   |
|---|--|---|
| 13:00   | Welcome remarks by Organizers Dr. Eren Kursun & Prof. Ann Gordon Ross  |   |
| 13:00-13:45                                     |  <p><b>Radha Ratnaparkhi</b><br/><i>Vice President IBM</i></p>                              | <p><b>Opening Speech</b></p> <p>Radha Ratnaparkhi is currently the Vice President of Research Impact where she is building Research teams in strategic areas for IBM Research. Prior to this role Radha was the Vice President for Software Defined Environments where she led a world wide research team in the area of OpenStack based Hybrid Clouds. Her earlier roles include, being Vice President of IT and Wireless Convergence at IBM Research, Director of Commercial Systems, leadership of a high-end text analytics solution called WebFountain. Radha's experience at IBM also includes her development leadership effort for IBM's flagship database product DB2 on the mainframe. Prior to IBM, Radha was leading the Java products development team at Informix Software. She started her career in Mumbai, India with Tata Consultancy Services (TCS) – India's premier services consulting firm, after completing her Masters of Technology degree from the Indian Institute of Technology (IIT) in Delhi.</p>  |
| 13:45-14:10                                     |  <p><b>Professor Jun Yang</b><br/><i>University of Pittsburg</i></p>                        | <p>Jun Yang received her PhD degree from the Computer Science Department, The University of Arizona. Prior to joining Pitt in Fall 2006, she was an assistant professor of Computer Science and Engineering at University of California, Riverside from 2002 to 2006. Dr. Yang has received a best paper award in ICCD 2007, and co-authored a paper that was nominated for best paper award in HPCA-15, 2009. Dr. Yang is a recipient of NSF CAREER award in 2008. She is a member of ACM and IEEE. Jun Yang's research interests include computer architecture, microprocessors, power and thermal management techniques, memory hierarchy, chip multiprocessors, network-on-chip, and 3D chip integration. Specifically, her recent projects have focused on emerging memory technologies, interconnection networks for many-core on chip, 3D integration, reliability, and power and thermal management for CMPs.</p>   |
| 14:10-14:35                                     |  <p><b>Dr. Mukta Farooq</b><br/><i>Global Foundries</i></p>                                | <p>Mukta Farooq is a metallurgist/materials scientist, with over 27 years of experience and expertise in 3D integration and reliability, wafer thinning, die stacking, CMOS FET BEOL, C4 / BGA / CGA, lead-free alloys, chip package interaction and packaging technology. She is currently the 3D Technical Team Leader at Globalfoundries, NY. Prior to July 2015, she was Senior Technical Staff Member at IBM, and a founding member of IBM's 3D Technology Program. She led the development and technology qualification for 32SOI 3D memory controllers, resulting in volume shipment of 3D wafers for the Hybrid Memory Cube. She received an Outstanding Technical Innovation Award for her leadership in this technology. Mukta is an IBM Lifetime Master Inventor with over 180 issued US and international patents, was Chair of the IBM Master Inventor Program, and a member of the IBM Academy of Technology. She has 29 external publications, has given numerous invited talks at conferences and universities, and taught short courses at leading international conferences (IEEE IEDM, IEEE SOI-3D-SubVt and others). She has received numerous innovation and high value patent awards at IBM, which recognize her sustained contribution to both technology and intellectual property. Mukta is also very active in mentoring young professionals, especially women in technology fields. She has been an invited speaker at the South Asian Women's Leadership Forum and at events for Women in Technology. Mukta is an IEEE EDS Distinguished Lecturer, serves on the IEEE EDS Board of Governors and is the Northeast US Regional Editor of the EDS Newsletter. She is a founding member of the annual Semiconductor Technology Symposium, and Chair of the EDS Mid-Hudson Chapter which won the 2014 EDS Chapter of the Year Award. Mukta received her B. Tech from IIT Bombay, M. S. from Northwestern University, and Ph.D. from Rensselaer Polytechnic Institute.</p> |
| 14:35-15:00                                     |  <p><b>Professor Sonia Lopez Alarcon</b><br/><i>Rochester Institute of Technology</i></p> | <p>Sonia Lopez Alarcon was born in Madrid, Spain. She received a Bachelor of Physic degree in Physic and Master degree in Electronic in 2002 from the University Complutense of Madrid. In her latest college years she worked at Lucent Technologies, Madrid, and Fundetel at Polytechnic University of Madrid, where she became familiar with the design and fabrication process of integrated circuits. In 2003 she started working toward a PhD degree in Computer Engineering at the University Complutense of Madrid, working on cache hierarchy in simultaneous multithreaded architectures. In 2004 she started her cooperative research with Professor David H. Albonesi, at the University of Rochester and, later on, at Cornell University. She graduated in 2009, and she joined the Department of Computer Engineering at the Rochester Institute of Technology in the fall of 2009. Her current research interest is on cache optimization, GPU architecture, and heterogeneous hardware solutions. She's also actively involved with WE@RIT (Women in Engineering program at RIT) and in promoting inclusive engineering for women students and faculty in her college.</p>   |
| 15:00-15:25                                     |  <p><b>Professor Ulya Karpuzcu</b><br/><i>University of Minnesota</i></p>                 | <p>Ulya R. Karpuzcu has been serving as an assistant professor at the Department of Electrical and Computer Engineering of University of Minnesota, Twin Cities, since Fall 2012. She received the Ph.D. and M.S. degrees in Electrical and Computer Engineering from University of Illinois, Urbana-Champaign. She is a Fulbright scholar. Her research focuses on the impact of process technology on computer architecture, with the current emphasis being on boosting the energy efficiency of computing.</p>  |
| 15:25-16:00                                     | Panel Session, Q&A   |   |


# KIMMEL CENTER FLOOR PLAN



## Room Layout for ICCD 2015



### Floor Plan: 4th Floor




➔ Path From Elevators to Rooms



# SUNDAY, OCTOBER 18, 2015


|             |   |  |
|-------------|---|--|
| 14:00-15:30 | <b>Tutorial 1: Synthesis and Verification of Arithmetic Circuits</b><br><i>19, Washington Square North, New York</i>  |  |
|             | Organizers  | Luca Amaru, <i>EPFL</i> ,<br>Maciej Ciesielski, <i>University of Massachusetts, Amherst</i> ,<br>Pierre-Emmanuel Gaillardon, <i>EPFL</i><br>and Giovanni De Micheli, <i>EPFL</i> |
|             | Speakers  | Luca Amaru, <i>EPFL</i><br>and Maciej Ciesielski, <i>University of Massachusetts, Amherst</i>  |
| 15:30-15:45 | <b>Break</b>  |  |
| 15:45-17:30 | <b>Tutorial 2: Sigil and SynchroTrace: Communication-Aware Workload Profiling and Memory-NoC Simulation</b><br><i>19, Washington Square North, New York</i> |  |
|             | Organizers  | Mark Hempstead, <i>Tufts University</i><br>and Baris Taskin, <i>Drexel University</i>  |
|             | Speakers  | Baris Taskin, <i>Drexel University</i> ,<br>Mark Hempstead, <i>Tufts University</i><br>and Michael Lui, <i>Drexel University</i> ,<br>Stephan Diestelhorst, <i>ARM Research</i>  |
| 18:00-19:00 | <b>Reception</b><br><i>Saadiyat Room</i>  |  |

From West 4 Station ( A, B, C, D, E, F, M) to 19, Washington Square North, New York



# MAP - SUBWAY STATION TO KIMMEL CENTER

From West 4 Station (A, B, C, D, E, F, M) to Kimmel Center



From Astor Station (6) & 8 St. NYU Station (R) to Kimmel Center

