

33rd IEEE International Conference on Computer Design (ICCD)

18-21 October 2015 New York City, USA

Sponsored By







Technical Support









Welcome Message

Welcome to the 33rd edition of the IEEE International Conference on Computer Design (ICCD) being held for the first time in New York City. ICCD encompasses a wide range of topics in research, design, and implementation of computer systems and their components. Over the last 33 years, ICCD has been at the forefront of creating, nurturing and promoting new research directions in computer design, including *secure computer design*, the theme for this year.

ICCD 2015 received over 269 regular paper submissions -- 87 to the Computer Systems and Application Track, 39 to the Electronic Design Automation Track, 47 to the Logic and Circuit Design Track, 42 to the Processor Architecture Track, and 54 to Test, Verification and Security Track. The ICCD program committee has done an outstanding job in selecting a truly outstanding technical program with 83 regular papers for presentation (acceptance rate: 31%) and 29 posters.

ICCD 2015 also features three special sessions and two tutorials for presentations.

Owing to a limited number of presentation slots coupled with an un precedented number of high quality submissions -- regular papers, special session, and tutorials -- many excellent submissions could not be included in the ICCD 2015 program.

ICCD 2015 is delighted to host two top notch keynotes by Prof. Todd Austin of the University of Michigan and Mark Moraes of DE Shaw Research.

ICCD 2015 invites you to *Something Rotten!* and a pre-theater dinner ar Carmine's.

Welcome to New York! New York'a hoşgeldiniz! न्यूयॉर्क में स्वागत है! مرحبا بكم في نيويور! benvenuti a New York! Σας καλωσορίζουμε στη Νέα Υόρκη! Willkommen nach New York 欢迎你们到纽约!ニューヨークへようこそ! 뉴욕에 오신 것을 환영합니다 van harte welkom in new york! bem-vindo para Nova Iorque! velkommen til new york Bienvenue à New York! Добро пожаловать в Нью-Йорк! Välkommen till new york!

Sincerely,

ICCD 2015 organizing, program and steering committee.

33rd IEEE International Conference on Computer Design

Table of Contents

Organizing Committee	4
Agenda	
Monday, October 19, 2015	6 - 7
Tuesday, October 20, 2015	9 - 12
Wednesday, October 21, 2015	14 - 17
Keynote Speaker Biography	
Todd Austin, University of Michigan	5
Mark Moraes, D. E. Shaw Research	8
Special Event	13
Tutorials	
Sunday, October 18, 2015	19
MAP	18 - 20

Event Location

- 1) Kimmel Center
- 60, Washington Sq. South, New York City, NY-10010
- 2) NYU Abu Dhabi
- 19, Washington Sq. North, New York City, NY-10011

Wireless Access on the NYU Campus

The NYU campus has wireless accesss throughout its buildings. To login the service please look for the Wi-Fi network "NYUROAM" and use below details:

Guest Account: - guest123

Guest Password:- iccd2015 (Case sensitive - in small letters)

33rd IEEE International Conference on Computer Design

ORGANIZING COMMITTEE



General Co-Chair Ramesh Karri New York University, USA



General Co- Chair Naehyuck Chang KAIST, Korea



Technical Program Co-Chair Sule Ozev Arizona State University, USA



Technical Program Co-Chair Sung Woo Chung Korea University, Korea



Special Session & Tutorial Co-Chair Luca Carloni Columbia University, USA



Special Session & Tutorial Co-Chair Cristian Pilato Columbia University, USA



Finance Chair Siddharth Garg New York University, USA



Publication Chair Jae-Sun Seo Arizona State University, USA




Registration Co-Chair Eren Kursun IBM, USA



Registration Co-Chair Mingoo Seok Columbia University, USA



Publicity Co-Chair Ozgur Sinanoglu New York University, Abu Dhabi



Publicity Co-Chair Yongpan Liu Tsinghua Univ, China



Publicity Co-Chair Lars Bauer Karlsruhe Institute of Technology, Germany



Publicity Co-Chair Swarup Bhunia Case Western Reserve University, USA



Web Chair Ender Yilmaz Freescale, USA



Local Arrangement Chair Michail Maniatakos New York University, Abu Dhabi



Steering Committee Kee Sup Kim Synopsys, USA (Chair)



Steering Committee Peter-Michael Seidel University of Hawaii, USA



Steering Committee Sandip Kundu University of Massachusetts, USA



Steering Committee Georgi Gaydadjiev Chalmers University, Sweden

MONDAY, OCTOBER 19, 2015 KEYNOTE

Eisner & Lubin Auditorium, 4th Floor, Kimmel Center



Todd Austin
University of Michigan
Ending the Tyranny of Amdahl's Law

ABSTRACT: If the computing industry wants to continue to make scalability the primary source of value in tomorrow's computing systems, we will have to quickly find new and productive ways to scale the serial portions of important applications. In this talk, I will highlight my work and the work of others to do just this through the application of heterogeneous parallel designs. Of course, we will want to address the scalability of sequential codes, but future scalability success will ultimately hinge on addressing how we address the scalability of future applications' through more affordable design and manufacturing techniques.

BIOGRAPHY: Todd Austin is a Professor of Electrical Engineering and Computer Science at the University of Michigan in Ann Arbor. His research interests include computer architecture, robust and secure system design, hardware and software verification, and performance analysis tools and techniques. Currently Todd is director of C-FAR, the Center for Future Architectures Research, a multi-university SRC/DARPA funded center that is seeking technologies to scale the performance and efficiency of future computing systems. Prior to joining academia, Todd was a Senior Computer Architect in Intel's Microcomputer Research Labs, a product-oriented research laboratory in Hillsboro, Oregon. Todd is the first to take credit (but the last to accept blame) for creating the Simple Scalar Tool Set, a popular collection of computer architecture performance analysis tools. Todd is co-author (with Andrew Tanenbaum) of the undergraduate computer architecture textbook, "Structured Computer Architecture, 6th Ed." In addition to his work in academia, Todd is founder and President of Simple Scalar LLC and co-founder of In Tempo Design LLC. In 2002, Todd was a Sloan Research Fellow, and in 2007 he received the ACM Maurice Wilkes Award for "Innovative contributions in Computer Architecture including the Simple Scalar Toolkit and the DIVA and Razor architectures." Todd received his PhD in Computer Science from the University of Wisconsin in 1996.

MONDAY, OCTOBER 19, 2015

08:00-08:30	Breakfast	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
08:30-10:00	Opening & Keynote Ending the Tyranny of Amdahl's Law Todd Austin, University of Michigan	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
10:00-10:15	Break	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center

	Session 1	
	CSA 1: NOC Design	405, Kimmel Center
10:15-11:35	Session Chair: Paul Gratz, Texas A&M University	
	Design of High-Performance, Power-Efficient Optical NoCs Using Silica-Embed Elena Kakoulli, Vassos Soteriou, Charalambos Koutsides and Kyriacos Kalli	lded Silicon Nanophotonics
	A Fast and Energy Efficient Branch and Bound Algorithm for NoC Task Mapping Jiashen Li and Yun Pan	ng
	RoB-Router :Low Latency Network-on-Chip Router Microarchitecture Using R <i>Cunlu Li and Dezun Dong</i>	Reorder Buffer
	PID Controlled Thermal Management of Photonic Network-on-Chip Dharanidhar Dang, Rabi Mahapatra and Ej Kim	
	CSA2: Energy and Performance Optimization	405, Kimmel Center
	Session Chair: Mingoo Seok, Columbia University	
	Exploring multiple sleep modes in On/Off based Energy Efficient HPC Network <i>Karthikeyan P. Saravanan, Paul Carpenter and Alex Ramirez</i>	XS.
11:40-13:00	Wide I/O or LPDDR? Exploration and Analysis of Performance, Power and Ten Emerging DRAM Technologies in Embedded MPSoCs Mohammad Hossein Hajkazemi, Mohammad Khavari Tavana and Houman Homayor	
	Improving the Interface Performance of Synthesized Structural FAME Simulate David Penry	ors through Scheduling
	Using M/G/1 Queueing Models with Vacations to Analyze Virtualized Logic Con Michael Hall and Roger Chamberlain	nputations
13:00-14:00	Lunch Eisner & Lubin Auditor	ium, 4th Floor, Kimmel Center
	CSA-3: Reliability and Memory Organization	405, Kimmel Center
	Session Chair: Karthik Swaminathan, IBM	
	Clotho: Proactive Wearout Deceleration in Chip-Multiprocessor Interconnects Arseniy Vitkovskiy, Paul Gratz and Vassos Soteriou	
14:00-15:20	DLB: Dynamic Lane Borrowing for Improving Bandwidth and Performance in <i>Xianwei Zhang, Youtao Zhang and Jun Yang</i>	Hybrid Memory Cube
	Memory Design for Selective Error Protection Yanan Cao, Long Chen and Zhao Zhang	
	POS: A Popularity-based Online Scaling Scheme for RAID-Structured Storage Si Wu, Yinlong Xu, Yongkun Li and Yunfeng Zhu	Systems
15:20-15:30	Break Eisner & Lubin Auditor	rium, 4th Floor, Kimmel Center
	LCD - 1: Application Oriented Design	405, Kimmel Center
	Session Chair: Jie Gu, Northwestern University	
15:30-16:30	High-Speed Polynomial Multiplication Architecture for Ring-LWE Based Crypt Chaohui Du, Guoqiang Bai and Xingjun Wu	tosystems
	A High-performance Dual-field Elliptic Curve Cryptographic Processor Based of Guoqiang Bai, Zhenwei Zhao and Gang Chen	on a Systolic Array
	InvArch: A Hardware-Efficient Architecture for Matrix Inversion Umer Cheema, Gregory Nash, Rashid Ansari and Ashfaq Khokhar	


MONDAY, OCTOBER 19, 2015

Session 2

	TVS 1: Verification	406, Kimmel Center
	Session Chair: Masahiro Fujita, University of Tokyo	
	Power-Aware Multi-Voltage Custom Memory Models for Enhancing RTL and Low Vijay Kiran Kalyanam, Martin Saint-Laurent and Jacob Abraham	Power Verification
10:15-11:35	Clustering-based Revision Debug in Regression Verification Djordje Maksimovic, Andreas Veneris and Zissis Poulos	
	SI-SMART: Functional Test Generation for RTL Circuits Using Loop Abstraction a Relationships Prateek Puri and Michael Hsiao	and Learning Recurrence
	Emulation-Based Selection and Assessment of Assertion Checkers for Post-Silicon V Pouya Taatizadeh and Nicola Nicolici	Validation
	EDA1: Error and Fault Tolerant Circuits	406, Kimmel Center
	Session Chair: Donatella Sciuto, Politecnico di Milano	
	An Automated Design Flow for Approximate Circuits based on Reduced Precision I Daniele Jahier Pagliari, Andrea Calimera, Enrico Macii and Massimo Poncino	Redundancy
11:40-13:00	Logic Simplification by Minterm Complement for Error Tolerant Application Hideyuki Ichihara, Tomoya Inaoka, Tsuyoshi Iwagaki and Tomoo Inoue	
	Fault-Tolerant In-Memory Crossbar Computing using Quantified Constraint Solvin Alvaro Velasquez and Sumit Kumar Jha	ng
	Improving Reliability, Performance, and Energy Efficiency of STT-MRAM with Dy Ali Ahari, Mojtaba Ebrahimi, Fabian Oboril and Mehdi Tahoori	ynamic Write Latency
13:00-14:00	Lunch Eisner & Lubin Auditorium,	4th Floor, Kimmel Center
	PA-1: Optimizing Cache Access	406, Kimmel Center
	Session Chair: Gang Quan, Florida International University	
	Immediate Sleep: Reducing Energy Impact of Peripheral Circuits in STT-MRAM (Eishi Arima, Hiroki Noguchi, Takashi Nakada, Shinobu Miwa, Susumu Takeda, Shinobu Nakamura	
14:00-15:20	Exploit Common Source-Line to Construct Energy Efficient Domain Wall Memory Xianwei Zhang, Lei Zhao, Youtao Zhang and Jun Yang	based Caches
	SCP: Synergistic Cache Compression and Prefetching Bhargavraj Patel, Gokhan Memik and Nikos Hardavellas	
	Application Behavior Aware Re-reference Interval Prediction for Shared LLC Parth Lathigara, Shankar Balachandran and Virendra Singh	
15:20-15:30	Break Eisner & Lubin Auditorium,	4th Floor, Kimmel Center
	Special Session 1: Data Mining for Computer Design	406, Kimmel Center
	Session Chair: Antonio Miele, Politecnico di Milano	
15:30-16:30	Applied Statistical Inference for System Design and Management Benjamin Lee, Duke University	
	Exploiting GPU architectures for dynamic invariant mining Nicola Bombieri, Federico Busato, Alessandro Danese, Luca Piccolboni and Graziano F Verona	Pravadelli, University of
	ItHELPS: Iterative High-accuracy Error Localization in Post-Silicon Valeria Bertacco and Wade Bonkowski, University of Michigan	

TUESDAY, OCTOBER 20, 2015 KEYNOTE

Eisner & Lubin Auditorium, 4th Floor, Kimmel Center



Mark Moraes
D. E. Shaw Research
Exploiting Hardware-Software Co-Design to Speed Up Molecular
Dynamics Simulation

ABSTRACT: Anton 2 is the second generation of a family of massively parallel special-purpose supercomputers for molecular dynamics simulations. The embedded software that runs on the Anton machines is co-designed with the underlying hardware, allowing the code to exploit unique capabilities of the hardware, and the hardware to make careful trade-offs for maximum performance, while preserving flexibility and programmability. This closely coupled co-design is a major reason for Anton's large performance improvement—as much as two orders of magnitude—over commodity clusters and general-purpose supercomputers.

BIOGRAPHY: Mark Moraes is Head of Engineering at D. E. Shaw Research, where he leads the engineering and systems development work conducted at DESRES. Mark received an M.A.Sc. from the University of Toronto, and a B.Tech. from the Indian Institute of Technology, New Delhi, both in electrical engineering.

TUESDAY, OCTOBER 20, 2015

08:00-08:30	Breakfast	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
08:30-09:35	Keynote	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
	Exploiting Hardware-Software Co-Design to	Speed Up Molecular Dynamics Simulation
	Mark Moraes, D. E. Shaw Research	

	Session 1	
	CSA-4: Heterogeneous Computing Systems	405, Kimmel Center
09:30-10:30	Session Chair: Houman Homayoun, George Mason University	
	An orchestrated approach to efficiently manage resources in heterogen Gabriele Pallotta, Gianluca Durelli, Antonio Miele, Cristiana Bolchini and Santambrogio	· ·
09.30-10.30	Energy-Efficient Execution of Data-Parallel Applications on Heterogen Alok Prakash, Siqi Wang, Alexandru Eugen Irimiea and Tulika Mitra	neous Mobile Platforms
	Sequential C-code to Distributed Pipelined Heterogeneous MPSoC Syn Applications Jude Angelo Ambrose, Jorgen Peddersen, Yusuke Yachide, Kapil Batra and	
10:30-10:50		um, 4th Floor, Kimmel Center
10,000 10,000	EDA -2: Logic and Layout Synthesis	405, Kimmel Center
	Session Chair: Kyle Rupnow, Advanced Digital Sciences Center	
	SOP Based Logic Synthesis for Memristive IMPLY Stateful Logic Felipe Marranghello, Vinicius Callegaro, Andre Reis and Renato Ribas	
10:50-12:30	CSL: Coordinated and Scalable Logic Synthesis Techniques for Effecti Chen-Hsuan Lin, Subhendu Roy, Chun-Yao Wang, David Z. Pan and Demin	
10.50-12.50	A Pre-search Assisted ILP Approach to Analog Integrated Circuit Rout Chia-Yu Wu, Helmut Graeb and Jiang Hu	ting
	Trace-Based Automated Logical Debugging for High-Level Synthesis Control Pietro Fezzardi, Michele Castellana and Fabrizio Ferrandi	Generated Circuits
	Physical Synthesis of DNA Circuits with Spatially Localized Gates Jinwook Jung, Daijoon Hyun and Youngsoo Shin	
12:30-13:50	Lunch Eisner & Lubin Auditoria	um, 4th Floor, Kimmel Center
	PA-2: Optimization for Power and Speed	405, Kimmel Center
	Session Chair: Nikos Hardavellas, Northwestern University	
	Comparison of Single-ISA Heterogeneous versus Wide Dynamic Range plications Hamid Reza Ghasemi, Ulya R. Karpuzcu and Nam Sung Kim	e Processors for Mobile Ap-
	A Low-Cost and Low-Latency Heterogeneous Ring-Chain Network for Xia Zhao, Sheng Ma, Chen Li, Lu Wang and Zhiying Wang	GPGPUs
13:50-15:30	Effective Hardware-Level Thread Synchronization for High Performation Specific Multithreaded Embedded Processors Mahanama Wickramasinghe and Hui Guo	nce and Power Efficiency in
	Dynamic Core Scaling: Trading off Performance and Energy Beyond I Wei Zhang, Hang Zhang and John Lach.	OVFS
	Online Mechanism for Reliability and Power-Efficiency Management of Reconfigurable Core	of a Dynamically
	Sudarshan Srinivasan, Israel Koren and Sandip Kundu	
15:30-16:30		um, 4th Floor, Kimmel Center
16:30-21:30	Social Event	

POSTER SESSION -TUESDAY, OCTOBER 20, 2015

	TOUTER DEBUTOR TOUBERT, OCTOBER 20, 2015	
1	Power Management of Pulsed-Index Communication Protocols Shahzad Muzaffar and Ibrahim (Abe) M. Elfadel	
	Big Data on Low Power Cores Are Low Power Embedded Processors a good fit for the	
2	Big Data Workloads?	
	Maria Malik and Houman Homayoun	
	Energy-Optimal Voltage Model Supporting a Wide Range of Nodal Switching Rates for	
3	Early Design-Space Exploration	
	Doyun Kim, Jiangyi Li and Mingoo Seok	
	On the Conditions of Guaranteed k-Fault Tolerant Systems Supporting On-The-Fly	
4	Repairs	
	Soumya Banerjee and Wenjing Rao	
5	Exploring the Viability of Stochastic Computing	
3	Joao Marcos de Aguiar and Sunil P. Khatri	
	A new encoding mechanism for low power inter-chip serial communication in	
6	asynchronous circuits	
	Tomohiro Yoneda and Masashi Imai	
7	Energy-Efficient Data Movement with Sparse Transition Encoding	
/	Yanwei Song, Mahdi Nazm Bojnordi and Engin Ipek	
	A Low Power Buffer-Aided Vector Register File for LTE Baseband Signal Processing	
8	Liu Zhiguo, Zhu Ziyuan, Shi Jinglin, Liu Jinbao and Li Shiqiang	
	An Aging-Aware Battery Charge Scheme for Mobile Devices Exploiting Plug-in Time	
9	Patterns	
	Alberto Bocca, Alessandro Sassone, Alberto Macii, Enrico Macii and Massimo Poncino	
	Analytic Processor Model for Fast Design-Space Exploration	
10	Rik Jongerius, Giovanni Mariani, Andreea Simona Anghel, Gero Dittmann, Erik Vermij and	
	Henk Corporaal	
	A Pair Selection Algorithm for Robust RO-PUF Against Environmental Variations and	
11	Aging	
	Md. Tauhidur Rahman, Domenic Forte, Fahim Rahman and Mark Tehranipoor	
12	Chameleon: Adaptive Energy-Efficient Heterogeneous Network-on-Chip	
12	Ji Wu, Dezun Dong, Xiangke Liao and Li Wang	
	Combative Cache Efficacy Techniques: Analysis of cache replacement in the context of	
13	independent prefetching in last level cache	
	Cesar Gomes and Mark Hempstead	
1.4	Shift-Aware Racetrack Memory	
14	Ehsan Atoofian and Ahsan Saghir	
	ROST-C: Reliability driven Optimisation and Synthesis Techniques for Combinational	
15	Circuits	
	Satish Grandhi, David McCarthy, Christian Spagnol, Emanuel Popovici and Sorin Cotofana	

POSTER SESSION -TUESDAY, OCTOBER 20, 2015

	, , , , , , , , , , , , , , , , , , , ,
1.6	Data-Driven Logic Synthesizer for Acceleration of Forward Propagation in Artificial
16	Neural Networks
	Khaled Z. Mahmoud, William E. Smith, Mark Fishkin and Timothy N. Miller
17	Fixed-Function Hardware Sorting Accelerators for Near Data MapReduce Execution
	Seth H. Pugsley, Arjun Deb, Rajeev Balasubramonian and Feifei Li
10	Energy-Efficient Reconstruction of Compressively Sensed Bioelectrical Signals with
18	Stochastic Computing Circuits Yufei Ma, Minkyu Kim, Yu Cao, Jae-Sun Seo and Sarma Vrudhula
	Exploiting Request Characteristics and Internal Parallelism to Improve SSD
19	Performance
	Bo Mao and Suzhen Wu
	FDRAM: DRAM Architecture Flexible in Successive Row and Column Accesses
20	Jeongjae Yu and Wooyoung Jang
	Runtime Multi-Optimizations for Energy Efficient On-chip Interconnections
21	Yuan He, Masaaki Kondo, Takashi Nakada, Hiroshi Sasaki, Shinobu Miwa and Hiroshi
	Nakamura
22	A Hardware-based Multi-objective Thread Mapper for Tiled Manycore Architectures
22	Ravi Kumar Pujari, Thomas Wild and Andreas Herkersdorf
23	Automatic identification of assertions and invariants with small numbers of test vectors
23	Masahiro Fujita
	A Novel 3D Graphics DRAM Architecture for High-Performance and Low-Energy
24	Memory Accesses
	Ishan G Thakkar and Sudeep Pasricha
	M-MAP: Multi-Factor Memory Authentication for Secure Embedded Processors
25	Syed Kamran Haider, Masab Ahmad, Farrukh Hijaz, Astha Patni, Ethan Johnson, Matthew
	Seita, Omer Khan and Marten van Dijk
26	Acceleration of Microwave Imaging Algorithms for Breast Cancer Detection via High-
20	Level Synthesis Daniele Jahier Pagliari, Mario R. Casu and Luca P. Carloni
	Power and Performance Characterization, Analysis and Tuning for Energy-efficient Edge
	Detection on Atom and ARM based Platforms
27	Paul Otto, Maria Malik, Nima Akhlaghi, Rebel Sequeira, Houman Homayoun and Siddhartha
	Sikdar
	Security Implications of Cyberphysical Digital Microfluidic Biochips
28	Sk Subidh Ali, Mohamed Ibrahim, Ozgur Sinanoglu, Krishnendu Chakrabarty and Ramesh
	Karri
29	Hardware Support for Production Run Diagnosis of Performance Bugs
29	Abdullah Muzahid
	Pre-Promotion: Synergizing Prefetching and Anti-thrashing Replacement Policy [Work
30	in Progress]
	Midoriko Chikara, Hidetsugu Irie, Makoto Sahoda, Masato Yoshimi and Tsutomu Yoshinaga

TUESDAY, OCTOBER 20, 2015

Session 2


Session Chair: Jiang Hu, Texas A&M University Wet Computers: The Need for Design Automation and Programmability in Microfluidics William Grover, University of Colifornia at Riverside		Special Session 2: Cyber-physical Integration and Design Automation for Microfluidic Biochips 406, Kimmel Center	
William Grover, University of California at Riverside Cyber-physical Adaptation in Digital Microfluidic Biochips Fungs '14 no, William Grover, Shiyan Hu and Krishnenda Chakrabarty, Duke University Physical Design for Cyber-physical Microfluidic Biochips: Co-Optimization and Co-Scheduling of Biochemical Operations and On-Chip Sensors Tsungs '17 Ho, National Tsinghua University 406, Kimmel Center TVS-2: Security 406, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University 406, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University 406, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University 406, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University 406, Kimmel Center 406, Kimmel Center 406, Kimmel Center 407, Marchael Cent	09:30-10:30	Session Chair: Jiang Hu, Texas A&M University	
Cyber-physical Adaptation in Digital Microfluidic Biochips Tsung-Yi Ho, William Grover, Shiyan Hu and Krishnendu Chakrabarty, Duke University Physical Design for Cyber-physical Microfluidic Biochips: Co-Optimization and Co-Scheduling of Biochemical Operations and On-Chip Sensors Tsung-Yi Ho, National Tsinghua University 10:30-10:50 Break TVS-2: Security A06, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University Deep Packet Field Extraction Engine (DPFEE): A Pre-processor for Network Intrusion Detection and Denial-of-Service Detection Systems Vinayaka Jyothi, Sateesh K. Addepalli and Ramesh Karri 3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debaeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taoual, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vellejo and Pablo Ituero			
Biochemical Operations and On-Chip Sensors Tsung-Yi Ho, National Tsinghua University Eisner & Lubin Auditorium, 4th Floor, Kimmel Center TVS-2: Security 406, Kimmel Center Session Chair: Simha Sethumadhavan, Columbia University Deep Packet Field Extraction Engine (DPFEE): A Pre-processor for Network Intrusion Detection and Denial-of-Service Detection Systems Vinayaka Jyothi, Satesh K. Addepalli and Ramesh Karri 3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujiwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivan Bhasin, Sylvain Guilley, Jean-Luo Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center Session Chair: Sankar Basu, NSF			
TVS-2: Security Session Chair: Simha Sethumadhavan, Columbia University Deep Packet Field Extraction Engine (DPFEE): A Pre-processor for Network Intrusion Detection and Denial-of-Service Detection Systems Vinayaka Jyothi, Sateseth K. Addepalli and Ramesh Karri 3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjival Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay Lunch Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable-Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		Biochemical Operations and On-Chip Sensors	
Session Chair: Simha Scthumadhavan, Columbia University	10:30-10:50	Break Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	
Deep Packet Field Extraction Engine (DPFEE): A Pre-processor for Network Intrusion Detection and Denial-of-Service Detection Systems Vinayaka Jyothi, Sateesh K. Addepalli and Ramesh Karri 3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		TVS-2: Security 406, Kimmel Center	
and Denial-of-Service Detection Systems Vinayaka Jyothi, Sateesh K. Addepalli and Ramesh Karri 3D Integration: New Opportunities in Defense Against Cache-timing Side-channel Attacks Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		Session Chair: Simha Sethumadhavan, Columbia University	
10:50-12:30 Chongxi Bao and Ankur Srivastava Side-Channel Power Analysis of a GPU AES Implementation Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center LCD-2: Resistive Memories 406, Kimmel Center Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable-Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		and Denial-of-Service Detection Systems	
Chao Luo, Yunsi Fei, Pei Luo, Saoni Mukherjee and David Kaeli Performance Optimization for On-Chip Sensors to Detect Recycled Ics Bicky Shakya, Ujjwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center LCD-2: Resistive Memories Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	10:50-12:30		
Bicky Shakya, Ujiwal Guin, Mark Tehranipoor and Domenic Forte From Theory to Practice of Private Circuit: A Cautionary Note Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay 12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center LCD-2: Resistive Memories Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center			
12:30-13:50 Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center LCD-2: Resistive Memories Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center			
LCD-2: Resistive Memories Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center			
Session Chair: Sankar Basu, NSF Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	12:30-13:50	Lunch Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	
Fast Boolean Logic Mapped on Memristor Crossbar Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		LCD-2: Resistive Memories 406, Kimmel Center	
Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels Reliable and High Performance STT-MRAM Architectures based on Controllable- Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		Session Chair: Sankar Basu, NSF	
13:50-15:30 Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon Hu Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center			
Increasing Reconfigurability with Memristive Interconnects John Demme, Steven Nowick, Bipin Rajendran and Simha Sethumadhavan Optimizing Latency, Energy, and Reliability of 1T1R Reram Through Appropriate Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	13:50-15:30	Polarity Devices Kaveh Shamsi, Yu Bi, Yier Jin, Pierre-Emmanuel Gaillardon, Michael Niemier and X. Sharon	
Voltage Settings Manqing Mao, Yu Cao, Shimeng Yu and Chaitali Chakrabarti A Thermal Adaptive Scheme for Reliable Write Operation on RRAM Based Architectures Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		Increasing Reconfigurability with Memristive Interconnects	
Fernando García-Redondo, Marisa Lopez-Vallejo and Pablo Ituero 15:30-16:30 Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center		Voltage Settings	
		<u> </u>	
16:30-21:30 Social Event	15:30-16:30	Poster Session Eisner & Lubin Auditorium, 4th Floor, Kimmel Center	
	16:30-21:30	Social Event	

TUESDAY, OCTOBER 20, 2015 SOCIAL EVENT

PRE-THEATRE DINNER @ 5:00 pm



Location: 200 W 44th St, New York, NY 10036 **Phone:**(212) 221-0242



Location: St. James Theatre 246 West 44th Street Between 7th & 8th Avenue

WEDNESDAY, OCTOBER 21, 2015

08:00-08:30	Breakfast	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
	Sessio	n 1
	LCD-3: Design of Special Function Circuit	405, Kimmel Center
	Session Chair: Bo Yuan, City College NY	
	A Methodology for Power Characterization of Associa Dawei Li, Siddhartha Joshi, Seda Ogrenci-Memik, James	ative Memories s Hoff, Sergo Jindariani, Tiehui Liu, Jamieson Olsen and Nhan Tran
08:30-10:10	Exploring Well Configurations for Voltage Level Con Pasquale Corsonello, Stefania Perri and Fabio Frustaci	
00.30 10.10	A Wirelessly Powered System with Charge Recovery Leo Filippini, Emre Salman and Baris Taskin	Logic
	Reactive Clocks with Variability-Tracking Jitter Jordi Cortadella, Luciano Lavagno, Pedro López, Marc	Lupon, Alberto Moreno, Antoni Roca and Sachin S. Sapatnekar.
	Methods for Analysing and Improving the Fault Resil Jakob Lechner, Andreas Steininger and Florian Huemer	lience of Delay-Insensitive Codes
10:10-10:30	Break	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
	CSA-5: Managing Multi-Core Systems	405, Kimmel Center
	Session Chair: Ann Gordon-Ross, University of Florida	
	Pool Directory: Efficient Coherence Tracking with Dy Sudhanshu Shukla and Mainak Chaudhuri	namic Directory Allocation in Many-core Systems
	A Multicore Vacation Scheme for Thermal-Aware Pac Chih-Hsun Chou and Laxmi Bhuyan	cket Processing
10:30-12:10	Dark Silicon Aware Runtime Mapping for Many-core Anil Kanduri, Mohammad-Hashem Haghbayan, Amir-M	Systems: A Patterning Approach ohammad Rahmani, Axel Jantsch, Pasi Liljeberg and Hannu Tenhunen
		ery for Many-Core Platforms by Exploiting Optimized Mapping Hossein Hajkazemi, Maria Malik, Ioannis Savidis and Houman
	Cache Allocation for Fixed-Priority Real-Time Sched Gustavo A. Chaparro-Baquero, Soamar Homsi, Omara V	
12:10-13:30	Lunch	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
	CSA-6: Performance Monitoring and Characterization	on 405, Kimmel Center
	Session Chair: Sisu Xi, Two Sigma Securities	
	RAPITIMATE: Rapid Performance Estimation of Pil Su Shwe, Kapil Batra, Yusuke Yachide, Jorgen Peddersen	pelined Processing Systems Containing Shared Memory and Sri Parameswaran
13:30-15:10	Power Agility Metrics: Measuring Dynamic Characte Rizwana Begum and Mark Hempstead	ristics of Energy Proportionality
13.30-13.10	VPM: Virtual Power Meter Tool for Low-Power Man Santhosh Kumar Rethinagiri, Oscar Palomar, Javier Aria	
	TriState-SET: Proactive SET for Improved Performa Xianwei Zhang, Youtao Zhang and Jun Yang	nce of MLC Phase Change Memories
	OpenNVM: An Open-Sourced FPGA-based NVM Co Jie Zhang, Gieseo Park, David Donofrio, Mustafa Shihad	
15:10-15:30	Break	Eisner & Lubin Auditorium, 4th Floor, Kimmel Center
	CSA-7: Application-Specific Computation	405, Kimmel Center
	Session Chair: Jiang Li, Shanghai Jiao Tong University	
15:30-16:30	Energy-Efficient Implementations of GF(p) and GF(2 Andrew Targhetta, Donald Owen, Francis Israel and Pat	
13.30 10.30	Hybrid Sratchpad and Cache Memory Management to Chang Song, Lei Ju and Zhiping Jia	for Energy-Efficient Parallel HEVC Encoding
	Mobile Ecosystem Driven Application-Specific Low-P Garo Bournoutian and Alex Orailoglu	Power Control Microarchitecture

WEDNESDAY, OCTOBER 21, 2015

Session 2

	PA-3: Architecting Processors Using New Circuit Technologies and Topologies	406, Kimmel Center
08:30-10:10	Session Chair: Shinobu Miwa, The University of Electro-Communications	
	Architecting a MOS Current Mode Logic (MCML) Processor for Fast, Low Noise and Energy the Near-Threshold Regime Yuxin Bai, Yanwei Song, Mahdi Nazm Bojnordi, Alex Shapiro, Engin Ipek and Eby Friedman	y-Efficient Computing in
	VLSI Implementation of High-Throughput, Low-Energy, Configurable MIMO Detector Pierce 1-Jen Chuang, Manoj Sachdev and Vincent Gaudet	
	A Novel Approach to Control Reconvergence Prediction Walid J. Ghandour and Nadine J. Ghandour	
	Exploring Early & Late ALUs for Single-Issue In-Order Pipelines Alen Bardizbanyan and Per Larsson-Edefors	
	Improving Memristor Memory with Sneak Current Sharing Manjunath Shevgoor, Naveen Muralimanohar, Rajeev Balasubramonian and Yoocharn Jeon	
10:10-10:30	Break Eisner & Lubin Auditorium	n, 4th Floor, Kimmel Center
	TVS-3: Test Optimization	406, Kimmel Center
	Session Chair: Adit Singh, Auburn University	
	A Novel TSV Probing Technique with Adhesive Test Interposer Li Jiang, Xiangwei Huang, Hongfeng Xie, Qiang Xu, Chao Li, Xiaoyao Liang and Huiyun Li	
10:30-12:10	A Methodology To Generate Evenly Distributed Input Stimuli By Clustering Of Variable Dom Jomu George Mani Paret and Otmane Ait Mohamed	nain
10.30-12.10	A Scan Chain Optimization Method for Diagnosis Huajun Chen, Zichu Qi, Lin Wang and Chao Xu	
	A One-Pass Test-Selection Method for Maximizing Test Coverage Cheng Xue and R. D. Shawn Blanton	
	Non-Enumerative Correlation-Aware Path Selection Ahish Mysore Somashekar, Spyros Tragoudas and Rathish Jayabharathi	
12:10-13:30	Lunch Eisner & Lubin Auditorium	n, 4th Floor, Kimmel Center
	EDA-3: Improving Computational Efficiency of Circuit Analysis	406, Kimmel Center
	Session Chair: Tsung-Yi Ho, National Cheng Kung University	
	3DCAM: A Low Overhead Crosstalk Avoidance Mechanism for TSV-Based 3D Ics Reza Mirosanlou, Mohammadkazem Taram, Zahra Shirmohammadi and Seyed-Ghassem Miremadi	į
13:30-15:10	GPU Acceleration for PCA-Based Statistical Static Timing Analysis Yiren Shen and Jiang Hu	
13.30-13.10	Bottom-up disjoint-support decomposition based on cofactor and Boolean difference analysis Vinicius Callegaro, Felipe Marranghello, Mayler Martins, Renato Ribas and Andre Reis	
	Optimized Local Control Strategy for Voice-based Interaction-tracking Badges for Social App Xiaowei Liu, Alex Doboli and Fan Ye	plications
	FPGA-SPICE: A Simulation-based Power Estimation Framework for FPGAs Xifan Tang, Pierre-Emmanuel Gaillardon and Giovanni De Micheli	
15:10-15:30	Break Eisner & Lubin Auditorium	n, 4th Floor, Kimmel Center
	Special Session 3: Reliable and Secure Mobile Cognition	406, Kimmel Center
	Session Chair: Karthik Swaminathan, IBM T. J. Watson	
15:30-16:30	Resilient Mobile Cognition: Algorithms, Innovations, and Architectures R. Viguier, C-C. Lin, K. Swaminathan, A. Vega, A. Buyuktosunoglu, S. Pankanti, P. Bose, K. Palaniappan, G. Seetharaman	H. Akbarpour, F. Bunyak,
12.20 10.20	A Testing Platform for On-drone Computation Wang Zhou, Dhruv Nair, Oki Gunawan, Theodore van Kessel and Hendrik F. Hamann	
	Resilient, UAV-Embedded Real-Time Computing Augusto Vega, Chung-Ching Lin, Karthik Swaminathan, Alper Buyuktosunoglu, Sharatha Pradip Bose	handra Pankanti and

Notes

WEDNESDAY, OCTOBER 21, 2015

Session 3

IEEE Women in Engineering Workshop at ICCD 2015

Eisner & Lubin Auditorium, 4th Floor, Kimmel Center

13:00

Welcome remarks by Organizers Dr. Eren Kursun & Prof. Ann Gordon Ross

13:00-13:45




Radha Ratnaparkhi Vice President IBM

Opening Speech

Radha Ratnaparkhi is currently the Vice President of Research Impact where she is building Research teams in strategic areas for IBM Research. Prior to this role Radha was the Vice President for Software Defined Environments where she led a world wide research team in the area of OpenStack based Hybrid Clouds. Her earlier roles include, being Vice President of IT and Wireless Convergence at IBM Research, Director of Commercial Systems, leadership of a highend text analytics solution called WebFountain. Radha's experience at IBM also includes her development leadership effort for IBM's flagship database product DB2 on the mainframe. Prior to IBM, Radha was leading the Java products development team at Informix Software. She started her career in Mumbai, India with Tata Consultancy Services (TCS) - India's premier services consulting firm, after completing her Masters of Technology degree from the Indian Institute of Technology (IIT) in Delhi.

13:45-14:10



Professor Jun Yang University of Pittsburg

Jun Yang received her PhD degree from the Computer Science Department, The University of Arizona. Prior to joining Pitt in Fall 2006, she was an assistant professor of Computer Science and Engineering at University of California, Riverside from 2002 to 2006. Dr. Yang has received a best paper award in ICCD 2007, and co-authored a paper that was nominated for best paper award in HPCA-15, 2009. Dr. Yang is a recipient of NSF CAREER award in 2008. She is a member of ACM and IEEE. Jun Yang's research interests include computer architecture, microprocessors, power and thermal management techniques, memory hierarchy, chip multiprocessors, network-on-chip, and 3D chip integration. Specifically, her recent projects have focused on emerging memory technologies, interconnection networks for manycore on chip, 3D integration, reliability, and power and thermal management for CMPs.

14:10-14:35



Dr. Mukta Farooq Global Foundries

Mukta Farooq is a metallurgist/materials scientist, with over 27 years of experience and expertise in 3D integration and reliability, wafer thinning, die stacking, CMOS FET BEOL, C4 / BGA / CGA, lead-free alloys, chip package interaction and packaging technology. She is currently the 3D Technical Team Leader at Globalfoundries, NY. Prior to July 2015, she was Senior Technical Staff Member at IBM, and a founding member of IBM's 3D Technology Program. She led the development and technology qualification for 32SOI 3D memory controllers, resulting in volume shipment of 3D wafers for the Hybrid Memory Cube. She received an Outstanding Technical Innovation Award for her leadership in this technology. Mukta is an IBM Lifetime Master Inventor with over 180 issued US and international patents, was Chair of the IBM Master Inventor Program, and a member of the IBM Academy of Technology. She has 29 external publications, has given numerous invited talks at conferences and universities, and taught short courses at leading international conferences (IEEE IEDM, IEEE SOI-3D-SubVt and others). She has received numerous innovation and high value patent awards at IBM, which recognize her sustained contribution to both technology and intellectual property. Mukta is also very active in mentoring young professionals, especially women in technology fields. She has been an invited speaker at the South Asian Women's Leadership Forum and at events for Women in Technology. Mukta is an IEEE EDS Distinguished Lecturer, serves on the IEEE EDS Board of Governors and is the Northeast US Regional Editor of the EDS Newsletter. She is a founding member of the annual Semiconductor Technology Symposium, and Chair of the EDS Mid-Hudson Chapter which won the 2014 EDS Chapter of the Year Award. Mukta received her B. Tech from IIT Bombay, M. S. from Northwestern University, and Ph.D. from Rensselaer Polytechnic Institute.

14:35-15:00



Professor Sonia Lopez Alarcon Rochester Institute of Technology

Sonia Lopez Alarcon was born in Madrid, Spain. She received a Bachelor of Physic degree in Physic and Master degree in Electronic in 2002 from the University Complutense of Madrid. In her latest college years she worked at Lucent Technologies, Madrid, and Fundetel at Polytechnic University of Madrid, were she became familiar with the design and fabrication process of integrated circuits. In 2003 she started working toward a PhD degree in Computer Engineering at the University Complutense of Madrid, working on cache hierarchy in simultaneous multithreaded architectures. In 2004 she started her cooperative research with Professor David H. Albonesi, at the University of Rochester and, later on, at Cornell University. She graduated in 2009, and she joined the Department of Computer Engineering at the Rochester Institute of Technology in the fall of 2009. Her current research interest is on cache optimization, GPU architecture, and heterogeneous hardware solutions. She's also actively involved with WE@RIT (Women in Engineering program at RIT) and in promoting inclusive engineering for women students and faculty in her college.

Ulya R. Karpuzcu has been serving as an assistant professor at the Department of Electrical and Computer Engineering of University of Minnesota, Twin Cities, since Fall 2012. She received the Ph.D. and M.S. degrees in Electrical and Computer Engineering from University of Illinois, Urbana-Champaign. She is a Fulbright scholar. Her research focuses on the impact of process technology on computer architecture, with the current emphasis being on boosting the energy

15:00-15:25




efficiency of computing.

Professor Ulya Karpuzcu University of Minnesota

15:25-16:00

Panel Session, Q&A


KIMMEL CENTER FLOOR PLAN



SUNDAY, OCTOBER 18, 2015


14:00-15:30	Tutorial 1: Synthesis and Verification of Arithmetic Circuits		
	19, Washington Square North, New York		
	Organizers	Luca Amaru, <i>EPFL</i> , Maciej Ciesielski, <i>University of Masse</i> Pierre-Emmanuel Gaillardon, <i>EPFL</i> and Giovanni De Micheli, <i>EPFL</i>	achusetts, Amherst,
	Speakers	Luca Amaru, <i>EPFL</i> and Maciej Ciesielski, <i>University of M</i>	Aassachusetts, Amherst
15:30-15:45	Break		
15:45-17:30	Tutorial 2: Sigil and SynchroTrace: Communication-Aware Workload Profiling and		
	Memory-NoC Simulation		19, Washington Square North, New York
	Organizers	Mark Hempstead, <i>Tufts University</i> and Baris Taskin, <i>Drexel University</i>	
	Speakers	Baris Taskin, <i>Drexel University</i> , Mark Hempstead, <i>Tufts University</i> and Michael Lui, <i>Drexel University</i> , Stephan Diestelhorst, <i>ARM Research</i>	
18:00-19:00	Reception		Saadiyat Room

From West 4 Station (A, B, C, D, E, F, M) to 19, Washington Square North, New York



MAP - SUBWAY STATION TO KIMMEL CENTER

From West 4 Station (A, B, C, D, E, F, M) to Kimmel Center



From Astor Station (6) & 8 St. NYU Station (R) to Kimmel Center

