# MICROGATE SERIAL COMMUNICATIONS SOFTWARE DEVELOPMENT KIT WINDOWS GUIDE

MicroGate Systems, Ltd

http://www.microgate.com

MicroGate® and SyncLink® are registered trademarks of MicroGate Systems, Ltd. Copyright © 2012-2020 MicroGate Systems, Ltd. All Rights Reserved

# CONTENTS

Overview	4
Software Installation	5
Hardware Installation	6
PCI Cards	6
USB Adapter	6
Cables	7
Verifying Installation	8
Windows Device Manager	8
SyncLink Device Properties	9
Trace Utility	11
Device Instances and Names	12
Location Locked and Device Locked Instances	12
Serial API Names	13
Removing Device Instances of Non-present Hardware	14
Serial API Programming	15
C/C++	16
Open/Close Device	16
Configure Device	17
Receiving Data	18
Sending Data	20
Waiting for All Data Sent	21
Asynchronous API Notification	22
Functions	22
Structures	52
C#	61
Port Object	62
Open/Close	62
Configuration	63
Send Data	
Receive Data	65
Class Reference	66
Python	82

Port Object	83
Open/Close	83
Configuration	84
Send Data	85
Receive Data	86
Class Reference	87
Protocols	103
HDLC/SDLC	103
Asynchronous	106
Isochronous	106
Raw Synchronous	107
Monosync and Bisync	108
Time Division Multiplexing (TDM)	110
TDM Signal Mapping	112
Encoding	113
Baud Rate Generator	114
Clock Recovery	115
Frequency Synthesizer	117
Windows Communication API (COM Port Mode)	120

# **OVERVIEW**

This guide describes developing with SyncLink serial communication devices and the Windows operating system.

Use the guide in the order:

Software Installation Hardware Installation Verifying Installation Serial API Programming

Other sections cover general serial communication topics.

# **Supported Windows Versions**

32-bit and 64-bit Windows is supported.

Windows XP (Server 2003/2003R2) Windows Vista (Server 2008) Windows 7 (Server 2008R2) Windows 8 (Server 2012) Windows 8.1 (Server 2012R2) Windows 10 (Server 2016/2019)

# **Required Developer Knowledge**

Developing with SyncLink devices on Windows *requires* the following knowledge:

- 1. A supported language: C, C++, C# or Python
- 2. Basic Windows administration
- 3. Serial communication details for target application
- 4. Reading MicroGate documentation

MicroGate offers paid consulting and development services for projects where this knowledge is absent. Contact MicroGate for details.

# SOFTWARE INSTALLATION

Before using or installing SyncLink hardware, install supporting software and device drivers. The MicroGate software package is included on media shipped with your hardware. The latest version can be downloaded from:

http://www.microgate.com/ftp/hdlcapi.sdk/hdlcsdk.exe

hdlcsdk.exe is a self extracting executable that expands by default to c:\mgapi. Run the package from a command line or from the Windows explorer.

# **Development Files**

These files are required to develop applications and are not required for application use.

readme.txt General information serial-api-windows.pdf This document

### **Run Time Kit**

These files are required for application use and should be distributed with the application and hardware.

rtk\drivers\winXP-8.1\win32 drivers for 32-bit Windows XP/Server 2002 to 8.1/Server 2012R2 rtk\drivers\winXP-8.1\win64 drivers for 64-bit Windows XP/Server 2002 to 8.1/Server 2012R2

rtk\drivers\win10\win32 drivers for 32-bit Windows 10

rtk\drivers\win10\win64 drivers for 64-bit Windows 10, Server 2016 and later

rtk\tools\win32 32-bit support tools rtk\tools\win64 64-bit support tools

Run setup.exe in the drivers directory as Administrator. This installs drivers so Windows can automatically detect and support SyncLink hardware. Setup updates previously installed devices to the latest drivers.

C:\mgapi\rtk\drivers\>setup

After software installation, install hardware as described in the next section. Windows detects the hardware and installs drivers for each device. If Windows does not find the drivers automatically, manually specify the search location as the above directories and follow the displayed instructions to complete device installation.

### **Software Removal**

Run setup.exe in the appropriate directory with the /u option to remove all device instances and the driver packages.

C:\mgapi\rtk\drivers>setup /u

# HARDWARE INSTALLATION

This section describes the configuration and installation of the serial hardware. Configuration must match application requirements.

Each SyncLink port must configured for one of three electrical specifications using jumpers or DIP switches on PCI cards and software for USB.

RS-232/V.28 single ended, unbalanced signals

V.35 differential data/clock signals and single ended control/status signals

RS-422/RS-485/V.11 differential signals

Refer to the hardware guide (PDF) for details. Hardware guides are available at www.microgate.com

# **PCI CARDS**

PCI and PCI Express cards are installed into internal expansion slots on the host system. The card type must match the expansion slot type. SyncLink PCI cards are "universal" and are compatible with 3.3V, 5V, 32-bit, 64-bit and PCI-X expansion slots. Do not confuse PCI-X with PCI Express, they are different slot types. SyncLink PCI Express cards are compatible with 1x, 4x, and 16x PCI Express expansion slots.

- Verify card interface selection (RS232,V.35,RS422) via jumpers or DIP switches.
- Shutdown system.
- Remove system case cover.
- Insert adapter in compatible slot.
- Secure card bracket with screw or clamp.
- Replace system case cover.
- Start system.

# **USB ADAPTER**

The USB serial adapter plugs into a host USB port using the supplied Type B male to Type A male USB cable.

SyncLink USB should be plugged into a USB 2.0 or later Hi-speed (480Mbps) USB port. Operating on a slower USB port is not recommended. Install directly into a host USB port instead of a USB hub for better performance.


SyncLink USB requires 500mA of power from the USB port, which is standard and supported by most USB ports. Some USB ports may not provide a full 500mA, such as unpowered hubs or ports in small mobile devices.

After insertion and driver installation select the SyncLink USB interface type in the Windows Device Manager.

# **CABLES**

Serial devices are DTE (data terminal equipment) or DCE (data circuit-terminating equipment). A DTE connects directly to a DCE. Two DTEs connect with a cross over cable or null MODEM. A DTE sends and receives data. A DCE converts data to a signal suitable for links like a phone line or radio. SyncLink devices are DTE with a DB25 male connector.

The following diagram shows where standard cables (green) are used and where adapter cables (red) must be purchased from MicroGate to convert the SyncLink DB25 connector to the DCE connector.



If the attached device does not use any of the above connectors, consult documentation for the SyncLink and attached devices to create a custom cable. Pinouts, electrical specification and configuration options are contained in the hardware user's manual (PDF) for your SyncLink device. Pay close attention to differential signal polarity.

# VERIFYING INSTALLATION

Before developing an application, verify the correct installation of serial hardware and device drivers.

# WINDOWS DEVICE MANAGER

The primary tool for verification is the Windows Device Manager, an administrative tool included with Windows. This tool displays a tree diagram of hardware devices arranged by type or connection.

The Windows device manager can be started from a command prompt.

To open a command prompt, click the **Start** button, select **All Programs** then **Accessories** and right click on **Command Prompt**. Finally, select **Run as administrator** from the pop-up menu. If prompted for permission to continue, select allow. In the command prompt, run the following command:

C:\>devmgmt.msc

Once the device manager is running, look for a branch labeled **SyncLink Adapters**.

If you do not see SyncLink Adapters, try selecting the **Computer** branch, click the Action menu and select the "Scan for hardware changes" menu item. This should prompt Windows to detect new hardware and install drivers.

If you still do not see SyncLink Adapters, look for entries with a yellow question mark symbol labeled either "PCI Simple Communications Controller" or "SyncLink USB". Right click each of these entries and select "Update Driver" from the pop-up menu and follow any displayed instructions. If for some reason Windows can't find the drivers automatically, manually specify the search location as the driver directory In the SDK package.


Once the SyncLink Adapter branch is present, expand the branch to display SyncLink devices. Devices with a yellow symbol on the icon have a problem. If no yellow symbol is visible, the device and driver have been correctly installed. Right click on a device entry and select Properties from the pop-up menu.

### SYNCLINK DEVICE PROPERTIES

The SyncLink device properties in the Windows device manager displays device and driver information, configures the device and allows testing the device. The device properties window has multiple tabs for different purposes.

# GENERAL TAB


This tab displays the device status and location (slot or port number). If the device status is working properly then proceed to the next tab. Otherwise note the error message for diagnosing an installation problem. The device driver version and device names are displayed to the right of the card icon near the top.





### **ADVANCED TAB**

These settings are applied at system start or device insertion. Some settings apply only to select device types.





The **Device** pull down list has an entry for each port on the device. Other settings apply to the selected port.

### **Max Frame Size**

The maximum data size sent or received in a single API call. Default:4096.

### Serial Interface (SyncLink USB and SyncLink PCIe Only)

Select the serial interface electrical specification (RS232, V.35, RS422, etc). GT series cards select the interface with jumper settings. Choose the interface type required by your application. Choosing the incorrect interface type prevents correct operation and may damage the device.

### Disable Input Termination (SyncLink USB and SyncLink PCIe Only)

When checked, this option disables 1200hm input termination on the USB adapter serial interface when differential modes are selected (RS422/RS530/V.35/X.21). GT series cards enable/disable termination with resistor packs or DIP switch settings.

### Disable RS422/485 Outputs when RTS is off.

Choose this option when the state of the RTS output signal should be used to control output drivers (enabled or tri-state). An application controls RTS to manually tri-state drivers in a 2-wire half duplex (multidrop) environment.

### Disable RS422/485 Outputs when not sending data.


Choose this option if outputs should be disabled (tri-state) when not sending data. Hardware automatically controls driver outputs in a 2-wire half duplex (multidrop) environment.


### **DMA Buffer Size and DMA Buffer Count**

These options control buffer allocation in the driver. Use 0 unless otherwise directed by Microgate support.

### **DIAGNOSTICS TAB**

The Diagnostics tab allows you to test the device using an internal or external looback of data.





Devices with more than one port will have a pull down list of ports. Select the port to test before proceeding. Devices with only one port will not have this list.

Select the **Data Loopback Test** type: **Internal** or **External**. The internal test does not access the serial connector and only tests the ability of Windows to talk to the device. If external is chosen, install the loopback plug that came with the device on the serial connector.

Then click the **Start Test** button. Send and receive data counts will start incrementing in the **Test Status** area. The test continues until the **Stop Test** button is clicked. Check the **Test Status** area for any error indications.

# TRACE UTILITY

The trace utility records API events for debugging applications and is located at:

# Requirements

- Trace type (32-bit/64-bit) must match application. 32-bit applications may run on 64-bit Windows but never at the same time as 64-bit applications. Application type is shown in Windows Task Manager. For C, C++ and C# the application type is determined by the build target. For Python, the application type is determined by the Python installation type.
- Trace must run as same user as application.
- The user must have administrative privilege.

If an access denied or port in use error is reported by the application or trace utility then carefully review the above requirements. Tracing may start before or after starting application. Run trace from a command line or the Windows explorer. The trace program appears as shown below.



- 1. Enter the trace file name and select **Format output**.
- 2. Select trace levels. If unsure, enable all levels.
- 3. Select the port in the **Port** pull down list.
- 4. Click the **Start Trace** button to start the trace.
- 5. Perform the tasks to record (run application, connect, etc)
- 6. Click the **Stop Trace** button to stop the trace.

The output file may be examined for debugging or provided to MicroGate for support.

# **DEVICE INSTANCES AND NAMES**

When hardware is first installed, Windows creates a unique collection of data for the hardware describing the location, configuration and associated software. This data is called a device instance. Each device instance for hardware present in the system is displayed in the Windows device manager. When hardware is removed from the system, the device instance remains but is not displayed in the device manager.

# **LOCATION LOCKED AND DEVICE LOCKED INSTANCES**

Devices with a unique serial number accessible to Windows (SyncLink USB) use a device instance tied to the specific device called a device locked instance. PCI cards use a device instance tied to the location (PCI slot) called a location locked instance.

Hardware with a device locked instance may be moved to any location (USB port) and the same device instance is used. If the hardware is replaced, a new device instance is created for the new hardware with a different serial number.

Hardware with a location locked instance (PCI cards) may be replaced with the same card type in the same location and the same device instance is used. Moving hardware to a different location (PCI slot) creates a new device instance.

# SERIAL API NAMES

When drivers are installed for a SyncLink hardware device, a device name is assigned to the device instance. The name is used to access the device with the serial API. The name is based on an instance number that is assigned sequentially starting with one.

### Example:

The first SyncLink GT4 PCI card is adapter number one, with device names MGMP1P1 to MGMP1P4. The second SyncLink GT4 PCI card is adapter number two, with device names MGMP2P1 to MGMP2P4.

If a PCI card is moved to a different slot, a new device instance is created with a different device name and applications using the original name will fail. The application must use the new name or the old device instance must be removed before creating a new device instance with the old name.

# Example:

The first SyncLink GT4 PCI card is adapter number one, with device names MGMP1P1 to MGMP1P4. The second SyncLink GT4 PCI card is adapter number two, with device names MGMP2P1 to MGMP2P4. If the first card is moved to a different PCI slot, it becomes MGMP3P1 to MGMP3P2.

To reuse the name MGMP1P1 to MGMP1P4 in the new location, the first device instance must be removed before installing the card in the new location using these steps:

- 1. Remove hardware from system.
- Start system and remove device instance. (see next section)
- 3. Install hardware in new location.

### REMOVING DEVICE INSTANCES OF NON-PRESENT HARDWARE

Device instances of non-present hardware are not displayed in the device manager by default. The device manager can be configured using an environment variable to display device instances of non-present hardware:

- 1. Set the environment variable devmgr show nonpresent devices = 1.
- 2. Start device manager.
- 3. Select Show Hidden Devices item from View menu.

### Setting environment variable in Windows XP

- Click the **Start** button in the lower left of the desktop
- Right click My Computer
- Select **Properties** from pop-up menu
- Click the **Advanced** tab
- Click the **Environment Variables** button near bottom of window
- In the **System variables** section, click the **New** button
- In the Variable name field, type devmgr show nonpresent devices
- In the Variable value field, type 1
- Click the OK button to dismiss New System Variable window
- Click the OK button to dismiss Environment Variables window
- Click the OK button to dismiss System Properties window

# Setting environment variable in Windows Vista and Windows 7

- Click the **Start** button in the lower left of the desktop
- Right click Computer
- Select **Properties** from pop-up menu
- Click the Advanced system settings in left side of window
- Click the **Environment Variables** button near bottom of window
- In the **System variables** section, click the **New** button
- In the Variable name field, type devmgr show nonpresent devices
- In the Variable value field, type 1
- Click the **OK** button to dismiss **New System Variable** window
- Click the OK button to dismiss Environment Variables window
- Click the **OK** button to dismiss **System Properties** window

Be careful typing the variable name to ensure it is entered **exactly** the same as above.

Now non-present devices are displayed in the device manager with a grayed out icon. Uninstall the device instance by right clicking on the non-present device and selecting **Uninstall** from the pop-up menu. Repeat this for all grayed out devices in the **SyncLink Adapters** and **SyncLink USB Service Ports** branches of the device tree. Once the non-present device instances have been removed, new hardware can be installed or old hardware moved to a new location.

# **SERIAL API PROGRAMMING**

This section describes control of a serial device by an application using the serial API. The primary API is contained in a Windows library (DLL) which provides a C language interface using the Windows standard call convention. C# and Python APIs are provided by modules (mgapi.cs and mgapi.py) that translate the C interface. A working knowledge of the target language in a Windows environment is required.

Windows Host System			
C/C++ Application	C# Application	Python Application	
	С/СТТ Аррпсасіон	C# API (MGAPI.CS)	Python API (MGAPI.PY)
	C API (MGHDLC.DLL)  Device Driver (MGHDLC.SYS)  SyncLink Hardware		

SOFTWARE ORGANIZATION

Sample code is provided for each supported language. Use the sample code as a starting point for writing your own application. Samples operate on a single device with a loopback plug/cable or two devices connected by a null modem or crossover cable.

**Note**: The sample code is not intended to be run without modification as an end user application. The sample code WILL NOT match the specific requirements of your environment. The sample code is provided ONLY as a development aid.

# C/C++

The following files are used to develop C/C++ serial applications.

mgapi\c\include\mghdlc.h
mgapi\c\lib\mghdlc.lib
mgapi\c\lib\x64\mghdlc.lib

header file defining functions and structures import library for linking 32-bit applications import library for linking 64-bit applications

Include the header file in the application source.

```
#include "mghdlc.h"
```

Link the application against the import library. The method for integrating these files into a build environment depends on the tools used. Microsoft Visual Studio requires the import library to be specified in the project settings for **additional libraries**.

Sample Visual Studio 2010 projects are provided for each serial protocol.

mgapi\c\samples\hdlc
mgapi\c\samples\raw
mgapi\c\samples\async
mgapi\c\samples\commapi
mgapi\c\samples\bisync
mgapi\c\samples\2wire
mgapi\c\samples\tdm
mgapi\c\samples\fsynth
mgapi\c\samples\fsynth
mgapi\c\samples\gpio

synchronous HDLC/SDLC
synchronous raw
asynchronous
using Windows asynchronous COM API
byte synchronous (BISYNC/MONOSYNC)
HDLC in 2 wire half duplex mode
Time Division Multiplexing (TDM)
programming GT4e/USB frequency synthesizer

control and monitor GPIO signals

# OPEN/CLOSE DEVICE

Call Mgslopen or MgslopenByName to get a handle to a serial port for use with other API calls. Mgslopen takes a port identifier and MgslopenByName takes a port name. If the port exists and is not in use, ERROR\_SUCCESS and a device handle are returned. The handle is only valid for the Serial API. Do not use the handle with standard Windows calls.

Call MgslEnumeratePorts for a list of identifiers, types and names for each available port. The type and name can be used for display purposes when prompting the user for a port selection.

A port identifier is a 32-bit value identifying an adapter and a port. The upper 16 bits is the port number, and the lower 16 bits is the adapter number. The MGSL\_GET\_ADAPTER() macro returns the adapter number of a port ID. MGSL\_GET\_PORT() returns the port number of a port ID. MGSL\_MAKE\_PORT\_ID() creates a port ID from an adapter and port number. Single port adapters always have a port number of 0, so the port ID is the same as the adapter number. Multiport adapters have port numbers starting with 1 up to the number of ports on the adapter.

Port names for single port adapters have the form MGHDLCx, where 'x' is the adapter number. Port names for multiport adapters have the form MGMPxPn, where x is the adapter number and 'n' is the port number. Adapter numbers are assigned automatically when the adapter is installed.

The following two calls both open the third port of the first multiport adapter.

The following two calls both open the only port of the second single port adapter.

Call MgslClose with an open handle after the port is no longer needed so other processes can open the port.

### **CONFIGURE DEVICE**

A device must be configured to match application specific requirements. This is done using the following API calls.

MgslSetPortConfigEx	Set options that take effect at driver load time, such as serial interface type. These settings are stored in the Windows registry and are read by the driver when loading, usually when Windows is starting. These options are usually set using the device properties in the Windows Device Manager instead of from an application with this call.
MgslSetParams	Set options that take effect at start of communications session. This is the main configuration call. Calling this function resets the transmitter and receiver.
MgslSetIdleMode	Set the idle (SDLC/HDLC/raw) or sync (monosync/bisync) pattern.
MgslSetOption	Set options that can change during a communications session.

The main configuration call is MgslSetParams, which uses an MGSL\_PARAMS structure to specify protocol options. This call is documented in the MgslSetParams and MGSL\_PARAMS sections. The following sample configures a port for HDLC mode. The actual settings used depend on the application requirements.

```
HANDLE dev;
int rc;
MGSL PARAMS params;
 * SDLC/HDLC mode, loopback disabled
* receive clock source = RxC input pin
* transmit clock source = TxC input pin
* NRZ encoding
 * output 9600bps clock on AUXCLK output pin
 * use ITU/CCITT 16-bit CRC frame check
params.Mode = MGSL MODE HDLC;
params.Loopback = 0;
params.Flags = HDLC FLAG RXC RXCPIN + HDLC FLAG TXC TXCPIN;
params.Encoding = HDLC ENCODING NRZ;
params.ClockSpeed = 9600;
params.CrcType = HDLC CRC 16 CCITT;
/* set current device parameters */
rc = MgslSetParams(dev, &params);
if (rc != ERROR SUCCESS)
     printf("MgslSetParams error=%d",rc);
/* set transmit idle pattern (sent between frames) */
rc = MgslSetIdleMode(dev, HDLC TXIDLE ONES);
if (rc != ERROR SUCCESS)
      printf("MgslSetIdleMode error=%d", rc);
```

### RECEIVING DATA

An application gets receive data using the MgslRead call.

```
unsigned char buf[4096];
int size = sizeof(buf);
int count;

/* get receive data */
count = MgslRead(dev, buf, size);
if (count) {
        /* count bytes returned in buf */
} else {
        /* no data available (polled mode) or error (blocking mode) */
}
```

MgslReadWithStatus lets applications process receive errors in addition to valid receive data or inspect received CRC values. MgslReceive adds asynchronous notification in addition to error reporting and should only be used in the very rare cases where the extra features are needed and well understood.

- MgslRead = preferred method to receive data (easy)
- MgslReadWithStatus = receive data and error reporting (more complex)
- MgslReceive = receive data, error reporting and asynchronous notification (most complex)

Behavior of the receive functions depends on the configured serial protocol (HDLC, bisync, async, etc) as described in later sections and in the provided sample code.

# HDLC/SDLC

Each buffer returned by the API is one frame of variable size. Set size argument to largest expected frame size (typically 4K). Actual frame size is reported by return code.

### Monosync/Bisync/Raw/Asynchronous/Isosynchronous

Each buffer returned by the API is a fixed size block of data, set by the size argument, and does not imply any message boundaries. In these modes the API does not detect message boundaries, which is the responsibility of the application. Data is not returned until size bytes are received.

# **Blocking and Polled Modes**

Receive calls can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_RX\_POLL identifier. When this option is enabled, receive calls return immediately when no data is available (polling mode). When not enabled, receive calls block until data is available (blocking mode = default).

A blocked receive call can be canceled from a different application thread with MgslCancelReceive.

### MgslReceive (Advanced Features)

MgslReceive has extra error reporting and asynchronous notification features for advanced applications and uses the MGSL\_RECEIVE\_REQUEST structure. The receive request structure and overlapped structure must be initialized before each call. If data is available, ERROR\_SUCCESS is returned. If no data is available and the receiver is enabled then ERROR\_IO\_PENDING is returned and the caller monitors the event member of the overlapped structure for notification of request completion. When the request is complete, the request structure contains data and status information.

This sample code demonstrates request preparation, call and processing. CreateEvent, ResetEvent and WaitForSingleObject are Windows system calls. Refer to the Windows SDK documentation for details. The request and overlapped structures must remain valid (heap or stack allocation) until the request completes.

```
OVERLAPPED ol:
MGSL RECEIVE REQUEST *req;
int buffer size = 4096;
/* request preparation */
ol.hEvent = CreateEvent(NULL, TRUE, FALSE, NULL);
req = malloc(sizeof(MGSL RECEIVE REQUEST) + buffer size);
req->DataLength = buffer size;
ResetEvent(ol.hEvent);
rc = MgslReceive(dev, req, &ol);
if (rc == ERROR IO PENDING) {
      rc = WaitForSingleObject(ol.hEvent, INFINITE);
      if (rc != WAIT OBJECT 0)
            /* wait error */
} else if (rc != ERROR SUCCESS) {
      /* MgslReceive error */
/* process completed request */
if (req->Status == RxStatus OK) {
      /* req->DataLength contains count of returned data */
      /* req->DataBuffer contains returned data */
} else
      /* receive error (CRC etc), no data returned */
```

### SENDING DATA

An application sends data using the MgslWrite call.

MgslWrite is a simplified wrapper function for the original MgslTransmit function described below. If you do not need the extra error reporting and asynchronous notification features of MgslTransmit, use the simpler MgslWrite.

The format of the data depends on the protocol. For frame oriented SDLC/HDLC, each call sends a single frame of data. For other protocols, each call sends data with no formatting, requiring the application to implement message boundaries.

# **Blocking and Polled Modes**

MgslWrite (and MgslTransmit) can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_TX\_POLL identifier. When this option is enabled, MgslWrite (or MgslTransmit) returns immediately with a return code of zero when all API send buffers are full (polling mode). When not enabled, MgslWrite blocks until API send buffers are available and data is accepted (blocking mode = default).

A blocked call to MgslWrite can be aborted by calling MgslCancelTransmit from a different application thread.

# MgslTransmit (advanced)

MgslTransmit offers additional error reporting and asynchronous notification. If data is accepted, the call returns ERROR\_SUCCESS. If no buffers are available then ERROR\_IO\_PENDING is returned and the caller monitors the event member of the overlapped structure for notification of request completion.

Buffers are sent as soon as possible, but the request completes before the data is actually sent. MgslTransmit can be used to determine when all buffered data has been sent. Refer to the function reference for details.

This sample code demonstrates request preparation, call and processing. CreateEvent, ResetEvent and WaitForSingleObject are Windows system calls. Refer to the Windows SDK documentation for details. The send buffer and overlapped structure must remain valid (heap or stack allocation) until the request completes.

```
int rc;
int size = 1024;
unsigned char buf[1024];
OVERLAPPED ol;
ol.hEvent = CreateEvent(NULL, TRUE, FALSE, NULL);
/* submit data to send */
ResetEvent(ol.hEvent);
rc = MgslTransmit(dev, buf, size, NULL, &ol);
if (rc == ERROR IO PENDING) {
      /* wait for free buffer */
      rc = WaitForSingleObject(ol.hEvent, INFINITE);
      if (rc != WAIT OBJECT 0)
             /* wait error */
} else if (rc != ERROR SUCCESS) {
      /* MgslTransmit error */
} else {
      /* data accepted */
}
```

### WAITING FOR ALL DATA SENT

Data given to the API with MgslWrite or MgslTransmit is saved to API buffers and sent as soon as possible. To determine when the buffered data has been completely sent use the MgslWaitAllSent call.

```
int rc;

/* check for all buffered data sent */
rc = MgslWaitAllSent(dev);
if (!rc) {
      /* all buffered data sent, safe to close port */
} else {
      /* busy sending buffered data (polled) or error (blocking) */
}
```

MgslWaitAllSent is a simplified wrapper function for the original MgslTransmit function. If you do not need the extra error reporting and asynchronous notification features of MgslTransmit, use the simpler MgslWaitAllSent.

### **Blocking and Polled Modes**

MgslWaitAllSent can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_TX\_POLL identifier. When this option is enabled, MgslWaitAllSent returns immediately with a return code of zero when all data is sent or non zero if still sending (polled mode). When not enabled, MgslWaitAllSent blocks until all buffered data has been sent (blocking mode = default).

A blocked call to MgslWaitAllSent can be aborted by calling MgslCancelTransmit from a different application thread.

### **ASYNCHRONOUS API NOTIFICATION**

API calls that may not complete immediately (MgslTransmit, MgslReceive, MgslWaitEvent, MgslWaitGpio, MgslGetTraceEvent) require an application allocated Windows OVERLAPPED structure.

Initialize the hEvent member of the overlapped structure with the handle of a Windows manual reset event allocated with CreateEvent. Set the other members of the overlapped structure to zero. If an API call returns ERROR\_IO\_PENDING, monitor the event with the Windows functions WaitForSingleObject or WaitForMultipleObjects. When the API signals the event object, the call is complete.

The overlapped structure must remain allocated (on the stack or heap) until request completion.

For more information about the OVERLAPPED structure, Windows events and synchronization, refer to the Windows SDK documentation.

API calls using asynchronous notification can have only one pending instance of each API call. For example, if a MgslTransmit call is pending, the application cannot call MgslTransmit again until the original call completes. Different API calls, such as MgslTransmit and MgslReceive, may be simultaneously pending. Calling an API function that uses asynchronous notification while an instance of that call is already pending results in a return code of ERROR BUSY.

### **FUNCTIONS**

This section documents the application programming interface (API) calls used with serial devices. The calls use the Windows standard call (\_\_stdcall) calling convention used by most Windows libraries. The documentation uses the C programming language, but other languages that can access the standard call conventions can also be used.

Call interface details are defined in the C language header file mghdlc.h, which must be included in C language source files. The user mode application interface is implemented in the mghdlc.dll library which translates the calls to access the device driver mghdlc.sys. Applications need to link against the import library mghdlc.lib.

### MGSLCANCELGETTRACEEVENT

ULONG MgslCancelGetTraceEvent(HANDLE dev);

### Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function cancels a pending call to MgslGetTraceEvent. The API completes the pending request with EventType\_None and signals the event member of the overlapped structure passed to MgslGetTraceEvent. Pending requests are automatically cancelled when a device handle is closed.

### MGSLCANCELGET WAIT GPIO

ULONG MgslCancelGetWaitGpio(HANDLE dev);

### Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function cancels a pending call to MgslWaitGpio. The API signals the hEvent member of the overlapped structure passed to MgslWaitGpio and the contents of the GPIO\_DESC structure is undefined. Pending requests are automatically cancelled when a device handle is closed.

### MGSLCANCELRECEIVE

ULONG MgslCancelReceive(HANDLE dev);

Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function cancels a pending MgslReceive call. The API signals the hEvent member of the overlapped structure passed to MgslReceive and the receive status is set to RxStatus\_Cancel. Pending requests are automatically cancelled when a device handle is closed.

# MGSLCANCELTRANSMIT

ULONG MgslCancelTransmit(HANDLE dev);

Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR\_INVALID\_HANDLE device handle is invalid

This function cancels a pending MgslTransmit call. The API signals the hEvent member of the overlapped structure passed to MgslTransmit and the transmit status is set to TxStatus\_Cancel. Pending requests are automatically cancelled when a device handle is closed.

Calling this function does not disable the transmitter. The transmitter continues sending the idle pattern until more data is sent or the user disables the transmitter with the MqslEnableTransmitter call.

### MGSLCANCELWAITEVENT

ULONG MgslCancelWaitEvent(HANDLE dev);

Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function cancels a pending MgslWaitEvent call. The API signals the hEvent member of the overlapped structure passed to MgslWaitEvent and the returned value of serial events is set to zero. Pending requests are automatically cancelled when a device handle is closed.

### MGSLCLOSE

```
ULONG MgslClose(HANDLE dev);
```

### Arguments

dev handle to open device

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function closes an open device handle. The handle is not valid after this call. Pending requests are automatically cancelled when a device handle is closed. A handle must be closed before another process can open the device.

### MGSLENABLERECEIVER

```
ULONG MgslEnableReceiver(HANDLE dev, BOOL enable);
```

### Arguments

dev handle to open device enable enable enable enable ommand value

0 = disable 1 = enable

2 = enable and force hunt mode

**Return Value** 

ERROR SUCCESS call success

ERROR INVALID HANDLE device handle is invalid

This function controls the receiver state:

Disabled receive data signal ignored

Idle receive data signal scanned for synchronization pattern (flag, start bit, etc)

Active receive data signal stored for application

The receiver starts disabled. If the receiver is disabled, the enable command makes the receiver idle and discards buffered data, otherwise it does nothing. The disable command disables the receiver. The hunt mode command makes the receiver idle.

A synchronization pattern (start bit, flag, sync) makes an idle receiver active. Raw synchronous mode does not use a synchronization pattern, and the receiver is either disabled or active with both the enable and hunt mode commands making the receiver active.

# MGSLENABLETRANSMITTER

ULONG MgslEnableTransmitter(HANDLE dev, BOOL enable);

# Arguments

devhandle to open deviceenableenable command value

0 = disable 1 = enable

# **Return Value**

ERROR SUCCESS call success

ERROR\_INVALID\_HANDLE device handle is invalid

This function controls the transmitter state:

Disabled transmit data signal is constant mark (one)
Idle transmit data signal sends idle or sync pattern

Active transmit data signal sends data

The transmitter starts disabled. The enable command makes the transmitter idle if disabled, otherwise it does nothing. The disable command disables the transmitter and discards buffered data. Calling MgslTransmit enables the transmitter if disabled. When data is ready to send, the transmitter is active.

### **MGSLENUMERATEPORTS**

```
ULONG MgslEnumeratePorts(MGSL PORT *ports, ULONG size, ULONG *count);
```

### Arguments

```
ports
size
count

pointer to buffer to receive array of MGSL_PORT structures
size of ports buffer in bytes
returned count of port structures
```

### **Return Value**

```
ERROR_SUCCESS call success
ERROR_INVALID_PARAMETER ports buffer invalid or too small
ERROR_GEN_FAILURE unspecified failure
```

This function returns information on available serial API ports in an array of MGSL\_PORT structures. Use this information to identify and open ports with the MgslOpen call. On return the ports buffer contains the port information and the count argument contains the number of returned entries.

Call this function with the ports argument set to NULL to return only the number of available ports in the count argument. Use this to allocate a buffer for the ports argument on a subsequent call.

```
char name[] = "MGHDLC1";
unsigned long i, rc, count;
int port_id = 0;
MGSL PORT *ports;
/* get count of available ports */
rc = MgslEnumeratePorts(NULL, 0, &count);
if (rc != ERROR SUCCESS)
      /* process error */
/* allocate memory to hold port information */
ports = malloc(count * sizeof(MGSL PORT));
/* get port information */
rc = MgslEnumeratePorts(ports, count * sizeof(MGSL PORT), &count);
if (rc != ERROR SUCCESS)
      /* process error */
/* convert device name to port id */
for (i=0; i < count; i++) {
      if (!stricmp(ports[i].DeviceName, name)) {
            port id = ports[i].PortID;
            break;
      }
}
free (ports);
```

### **MGSLGETASSIGNEDRESOURCES**

ULONG MgslGetAssignedResources(HANDLE dev, MGSL ASSIGNED RESOURCES \*res);

### Arguments

dev handle to open device

res pointer to MGSL ASSIGNED RESOURCES structure

### **Return Value**

ERROR SUCCESS call success

ERROR\_INVALID\_HANDLE invalid device handle ERROR\_INVALID\_PARAMETER invalid res buffer

This function returns the embedded serial number of the device, if available. Only the SerialNumber field of the structure is used. All other fields of the structure are unused and undefined. Only the SyncLink USB device has an embedded serial number. For all other devices, this function has no purpose.

```
MGSL_ASSIGNED_RESOURCES res;

rc = MgslGetAssignedResources(dev, &res);
if (rc != ERROR_SUCCESS)
         printf("MgslGetAssignedResources error=%d\n", rc);
else
         printf("serial number is %s\n", res.SerialNumber);
```

# MGSLGETGPIO

```
ULONG MgslGetGpio(HANDLE dev, GPIO DESC *gpio);
```

# Arguments

dev handle to open device

# **Return Value**

ERROR SUCCESS call success

ERROR\_INVALID\_HANDLE invalid device handle
ERROR\_INVALID\_PARAMETER invalid gpio buffer

This function returns the current direction configuration and state of all general purpose I/O (GPIO) signals.

### **MGSLGETOPTION**

ULONG MgslGetOption(HANDLE dev, UINT option, UINT \*value);

### Arguments

dev handle to open device option option optionidentifier

value pointer to returned option value

### **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE invalid device handle

ERROR INVALID PARAMETER invalid option identifier or value buffer

This function returns the specified configuration or status value. Refer to MgslSetOption for a description of valid option identifiers.

```
UINT value;

rc = MgslGetOption(dev, MGSL_OPT_RTS_DRIVER_CONTROL, &value);
if (rc != ERROR_SUCCESS)
        printf("MgslSetOption error=%d\n", rc);
else if (value)
        printf("RTS controls output drivers\n");
else
        printf("RTS does not control output drivers\n");
```

# **MGSLGETPARAMS**

ULONG MgslGetParams (HANDLE dev, MGSL PARAMS \*params);

# Arguments

dev handle to open device

params pointer to MGSL PARAMS structure

### **Return Value**

ERROR\_SUCCESS call success

ERROR\_INVALID\_HANDLE invalid device handle ERROR\_INVALID\_PARAMETER invalid params buffer

This function returns the current serial device configuration in a MGSL\_PARAMS structure. This call gets options that are specified once for a communications session. MgslGetPortConfigEx is used for driver load time settings and MgslGetOption is used for settings that may change during a communications session.

### **MGSLGETPORTCONFIGEX**

ULONG MgslGetPortConfigEx(ULONG port id, MGSL PORT CONFIG EX \*config);

### Arguments

port\_id integer port identifier (not an open port handle)
config pointer to returned MGSL\_PORT\_CONFIG\_EX structure

# **Return Value**

ERROR\_SUCCESS call success

ERROR\_ACCESS\_DENIED insufficient privilege to access registry

ERROR INVALID PARAMETER invalid config buffer

This function returns the current serial device configuration in a MGSL\_PORT\_CONFIG\_EX structure, which is used for options that take effect at driver load time. These options are usually set in the Windows Device Manager, but this call is implemented so the options can be programmatically set.

### MGSLGETSERIALSIGNALS

```
ULONG MgslGetSerialSignals(HANDLE dev, UCHAR *signals);
```

# Arguments

dev open port handle config returned signal states

# **Return Value**

```
ERROR_SUCCESS call success
ERROR_INVALID_HANDLE invalid port handle
ERROR_INVALID_PARAMETER invalid signals buffer
```

This function returns the state of serial control and status signals. Signal states are identified by macros defined in the mghdlc.h header file. A set bit indicates an active signal. Depending on the application, some signals may not be used or may be used for a non-standard purpose.

```
SerialSignal DCD
                      Data Carrier Detect input (MODEM or DCE detects signal from remote device)
SerialSignal DSR
                      Data Set Ready input (MODEM or DCE is turned on)
                      Data Terminal Ready output (serial device is active)
SerialSignal DTR
SerialSignal RTS
                      Request to Send output (serial device needs to send data)
SerialSignal CTS
                      Clear to Send input (serial device is allowed to send data)
SerialSignal RI
                      Ring Indicator input (MODEM or DCE detects incoming call)
UCHAR signals;
rc = MgslGetSerialSignals(dev, &signals);
if (rc != ERROR SUCCESS)
       /* process error */
else if (signals & SerialSignal_DCD)
       /* DCD is active */
```

### MGSLGETTRACEEVENT

ULONG MgslGetTraceEvent(HANDLE dev, MGSL TRACE EVENT \*event, OVERLAPPED \*ol);

### Arguments

devopen port handleeventpointer returned trace event structureolpointer to Windows overlapped structure for asynchronousnotification of call completion

### **Return Value**

ERROR\_SUCCESS call success (immediate completion)

ERROR\_IO\_PENDING waiting for trace event (monitor overlapped structure)

ERROR\_INVALID\_HANDLE invalid port handle

ERROR\_INVALID\_PARAMETER invalid event buffer

ERROR\_BUSY request already pending

This function returns a trace event. If a trace event is immediately available, ERROR\_SUCCESS is returned, otherwise ERROR\_IO\_PENDING is returned and the application should monitor the hEvent member of the overlapped structure for indication of request completion. MgslCancelGetTraceEvent cancels a pending request. Only one MgslGetTraceEvent request can be active at a time.

This function uses standard Windows asynchronous notification. This sample code demonstrates request preparation, call and processing. CreateEvent, ResetEvent and WaitForSingleObject are Windows system calls. Refer to Windows SDK documentation for details. The request and overlapped structures must remain valid (heap or stack allocation) until the request completes.

### MGSLGETTRACELEVEL

ULONG MgslGetTraceLevel(HANDLE dev, ULONG \*level);

### Arguments

dev open port handle

level pointer to returned trace level value

### **Return Value**

ERROR\_SUCCESS call success
ERROR\_INVALID\_HANDLE invalid port handle
ERROR\_INVALID\_PARAMETER invalid level buffer

This function returns the current trace level that specifies which events are recorded in the trace buffer. Levels are identified with <code>TraceLevel\_XXX</code> macros defined in the <code>mghdlc.h</code> header file. See <code>MgslSetTraceLevel</code> for a description of the different trace levels.

```
ULONG level;

rc = MgslGetTraceLevel(dev, &level);
if (rc != ERROR_SUCCESS)
        printf("MgslGetTraceLevel error=%d\n", rc);
else if (level & TraceLevel_Data)
        printf("Data tracing is enabled\n");
```

### **MGSLOPEN**

ULONG MgslOpen(ULONG port id, HANDLE \*dev);

# Arguments

port id port identifier

dev pointer to returned port handle

# **Return Value**

ERROR SUCCESS call success

ERROR DEVICE IN USE port is in use by another application

ERROR BAD DEVICE port id does not exist or is not functioning

This function opens a serial device identified by port\_id and returns a port handle for use by other API functions. Call MgslClose to close the returned handle when it is no longer needed. The port ID can be obtained from MgslEnumeratePorts.

The format of the port ID depends on the hardware type:

Single Port Adapter 32-bit integer adapter number

Example: 3 (single port adapter 3)

Multiple Port Adapter 32-bit integer with upper 16 bits = port number and lower 16 bits = adapter number

Example: 0x00040003 (port 4 of adapter 3)

# Macros for manipulating port IDs are defined in the mghdlc.h header file:

### **MGSLOPENBYNAME**

```
ULONG MgslOpenByName (char *name, HANDLE *dev);
```

### Arguments

name port name string

dev pointer to returned port handle

### **Return Value**

ERROR SUCCESS call success

ERROR\_DEVICE\_IN\_USE port is in use by another application
ERROR\_BAD\_DEVICE port\_id does not exist or is not functioning

This function opens a serial device identified by name and returns a port handle for use by other API functions. Call MgslClose to close the returned handle when it is no longer needed.

The format of the name depends on the hardware type:

Single Port Adapter MGHDLCx, where x = adapter number

Example: MGHDLC3

Multiple Port Adapter MGMPxPy, where x = adapter number and y = port number

Example: MGMP2P4

The port name can be obtained from the MgslEnumeratePorts call and from the Windows Device Manager.

# MGSLOPENTRACEHANDLE

```
ULONG MgslOpenTraceHandle(ULONG port id, HANDLE *dev);
```

### Arguments

```
port id port identifier
```

dev pointer to returned port handle

### **Return Value**

ERROR\_SUCCESS call success

ERROR\_DEVICE\_IN\_USE port is in use by another tracing application

ERROR\_BAD\_DEVICE port\_id does not exist or is not functioning

ERROR\_ACCESS\_DENIED insufficient privilege to open a trace handle

This function opens a serial device identified by port\_id and returns a port handle for use by other API functions. Call MgslClose to close the returned handle when it is no longer needed. The port ID can be obtained from MgslEnumeratePorts. This call requires Administrative privilege to succeed.

This call allows two processes to access a single port, one for normal use and the other for tracing. Normally only a single process can open a port. This function is used by the mgsltrc.exe tracing utility included with the Serial API. Source code for mgsltrc.exe is provided. The tracing API calls allow a custom serial application to integrate tracing into an application.

### **MGSLPUTTRACEEVENT**

ULONG MgslPutTraceEvent(HANDLE dev, MGSL TRACE EVENT \*event);

### Arguments

dev returned port handle

event MGSL TRACE EVENT structure to add to trace buffer

### **Return Value**

ERROR SUCCESS call success

ERROR\_INVALID\_HANDLE port handle is invalid ERROR INVALID PARAMETER event buffer is invalid

This function adds a trace event to a serial device's trace buffer. The event is described by an MGSL\_TRACE\_EVENT structure. The call fills out the EventType, DataLength and EventData fields. The API sets the TimeStamp field. See the documentation for the MGSL\_TRACE\_EVENT structure for a description of the fields and associated constants.

### MGSLRECEIVE

ULONG MgslReceive (HANDLE dev, MGSL RECEIVE REQUEST \*req, OVERLAPPED \*ol);

# Arguments

dev open port handle

req pointer to receive request structure

ol pointer to Windows overlapped structure for asynchronous

notification of request completion

### **Return Value**

ERROR SUCCESS receive data returned

ERROR IO PENDING waiting for receive data (monitor overlapped structure)

ERROR\_INVALID\_HANDLE port handle is invalid ERROR INVALID PARAMETER request buffer is invalid

ERROR NOT READY receiver is disabled and no data is available

This function returns received data to the application. The receive request structure and overlapped structure must be initialized before each call. If data is available, <code>ERROR\_SUCCESS</code> is returned. If data is not available and the receiver is enabled then <code>ERROR\_IO\_PENDING</code> is returned and the caller monitors the <code>hEvent</code> member of the overlapped structure for notification of request completion.

Call MgslCancelReceive to stop a pending call to MgslReceive. When the cancellation is complete, the hEvent member of the overlapped structure will be signaled.

This sample code demonstrates request preparation, call and processing. CreateEvent, ResetEvent and WaitForSingleObject are Windows system calls. Refer to Windows SDK documentation for details. The request and overlapped structures must remain valid (heap or stack allocation) until the request completes.

```
OVERLAPPED ol;
int buffer size = 4096;
MGSL RECEIVE REQUEST *req;
ol.hEvent = CreateEvent(NULL, TRUE, FALSE, NULL);
req = malloc(sizeof(MGSL RECEIVE REQUEST) + buffer size);
/* preparation and call */
req->DataLength = buffer size;
ResetEvent(ol.hEvent);
rc = MgslReceive(dev, req, &ol);
if (rc == ERROR IO PENDING) {
      rc = WaitForSingleObject(ol.hEvent, INFINITE);
      if (rc != WAIT OBJECT 0)
            /* wait error */
} else if (rc != ERROR SUCCESS)
      /* MgslReceive error */
/* process completed request */
if (req->Status == RxStatus OK)
      /* req->DataLength set to count of data in req->DataBuffer */
else
      /* receive error (CRC etc), no data returned */
```

The amount of data available in the API buffers is obtained using MgslGetOption with MGSL\_OPT\_RX\_COUNT. Refer to the MGSL\_RECEIVE\_REQUEST structure reference for detailed descriptions of the fields and values.

### Raw, Bisync/Monosync Buffer Fill Level:

For raw, bisync and monosync modes, MgslReceive returns data when a driver receive buffer (256 bytes for PCI cards, 128 bytes for USB device) fills. At low data rates this may cause too much delay between receipt of a byte and that byte being returned to the application.

The application can reduce the number of bytes returned per call by setting the <code>DataLength</code> member of the MGSL\_RECEIVE\_REQUEST structure to the desired count. When the value of <code>DataLength</code> changes from the previous value, the receiver is reset discarding all data. Values over the default value (256 for PCI, 128 for USB) result in the default number of bytes returned per call.

The value also controls the data transfer mode used by hardware (PIO or DMA).

128 to 256 DMA mode, value MUST be a multiple of 4 1 to 127 PIO mode, any value in this range is valid

Use lower values as needed for lower data rates and lower latency. At high data rates PIO mode may cause data loss.

## **Polled Mode**

Use MgslSetOption with MGSL\_OPT\_RX\_POLL to enable polled mode. When enabled, MgslReceive returns ERROR\_BUSY and cancels the request instead of returning ERROR\_IO\_PENDING if no data is available to return. The application must still allocate an overlapped structure and event even when using polled mode.

### MGSLREAD

```
int MgslRead(HANDLE dev, unsigned char *buf, int size);
```

#### Arguments

devopen port handlebufpointer to buffer to hold receive datasizesize of buffer in bytes

#### **Return Value**

Number of bytes returned in buffer, or zero if timeout or error.

MgslRead returns received data to the application when available. MgslRead is a simplified wrapper function for the MgslReceive. If you do not need the error reporting and asynchronous notification features of MgslReceive, use the simpler MgslRead.

```
unsigned char buf[4096];
int size = sizeof(buf);
int count;

/* get receive data */
count = MgslRead(dev, buf, size);
if (count) {
         /* count bytes returned in buf */
} else {
         /* no data available (polled) or error (blocking) */
}
```

The amount of data available in the API buffers is obtained using MgslGetOption with MGSL\_OPT\_RX\_COUNT.

MgslRead behavior depends on the serial protocol.

# HDLC/SDLC

Each buffer returned by the API is one frame of variable size. Set size argument to largest expected frame size (typically 4K). Actual frame size is reported by return code.

# Monosync/Bisync/Raw/Asynchronous/Isosynchronous

Each buffer returned by the API is a fixed size block of data, set by the size argument, and does not imply any message boundaries. In these modes the API does not detect message boundaries, which is the responsibility of the application. Data is not returned until size bytes are received.

For best performance set size to 256 to match the default hardware data transfer size. At low data rates this may cause too much delay (latency) between receipt of a byte and that byte being returned to the application. Use a lower value of size to reduce latency. When the size argument changes from the previous value, the receiver is

reset, discarding all data and the new value is used. The value also controls the data transfer mode used by hardware (PIO or DMA/Packet).

128 to 256 DMA/Packet mode (MUST be a multiple of 4)
1 to 127 PIO mode, may cause data loss at high speed

## **Blocking and Polled Modes**

MgslRead can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_RX\_POLL identifier. When this option is enabled, MgslRead returns immediately with a return code of zero when no data is available (polling mode). When not enabled, MgslRead blocks until data is available (blocking mode = default).

A blocked call to MgslRead can be aborted by calling MgslCancelReceive from a different application thread.

#### **MGSLREADWITHSTATUS**

#### Arguments

devopen port handlebufpointer to buffer to hold receive datasizesize of buffer in bytesstatusbuffer to hold returned status

#### **Return Value**

Number of bytes returned in buffer, or zero if error.

MgslReadWithStatus returns received data and/or receive error indications to the application when available. MgslReadWithStatus is similar to MgslRead except receive errors can be returned in addition to data. Inspect the returned status value to determine if data is valid or an error was encountered.

```
unsigned char buf[4096];
int size = sizeof(buf);
int count;
int status;
/* get receive data or error indication */
count = MqslReadWithStatus(dev, buf, size, &status);
if (status == RxStatus OK) {
      // count bytes of valid data returned
} else if (status == RxStatus CrcError) {
      // CRC error (HDLC only)
} else if (status == RxStatus Abort) {
      // receive idle or abort pattern (HDLC only)
} else if (status == RxStatus ShortFrame) {
      // malformed/short frame (HDLC only)
} else if (status == RxStatus Cancel) {
      // polled mode = no data or indication available
      // blocked mode = application canceled blocked call
}
```

Refer to MgslRead documentation in the previous section for more details. MgslRead is the preferred call unless an application processes receive errors or must inspect received CRC values. Refer to the receive-status sample program that is part of the HDLC sample project for more information on processing receive errors and inspecting received CRC values.

## MGSLRESETTRACEBUFFERS

```
ULONG MgslResetTraceBuffers(HANDLE dev);
```

### Arguments

dev returned port handle

### **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE port handle is invalid

This function discards all data in the API trace buffers for a serial device.

# MGSLSETIDLEMODE

ULONG MgslSetIdleMode (HANDLE dev, ULONG idle);

# Arguments

dev returned port handle idle idle or sync pattern

### **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE port handle is invalid

This function sets the idle or sync pattern. In bisync mode, this sets a 16-bit sync pattern. In monosync mode, this sets an 8-bit sync pattern. In other modes, this sets a pattern transmitted when there is no data to send.

HDLC TXIDLE FLAG 8-bit flag pattern (0x7e)

HDLC TXIDLE ALT ZEROS ONES 8-bit alternating zero and one pattern (0xaa)

HDLC TXIDLE ZEROS 8-bit all zero pattern (0x00)

HDLC TXIDLE ONES 8-bit all one pattern (0xff), also called HDLC abort

HDLC\_TXIDLE\_CUSTOM8 arbitrary 8-bit pattern in bits [7:0]
HDLC\_TXIDLE\_CUSTOM16 arbitrary 16-bit pattern in bits [15:0]

The following code demonstrates the call.

#### MGSLSETGPIO

ULONG MgslSetGpio(HANDLE dev, GPIO DESC \*gpio);

### Arguments

dev returned port handle gpio pointer to GPIO structure

### **Return Value**

ERROR\_SUCCESS call success
ERROR\_INVALID\_HANDLE port handle is invalid
ERROR\_INVALID\_PARAMETER invalid GPIO structure

This function sets general purpose I/O (GPIO) signal directions and states as described in a <code>GPIO\_DESC</code> structure. Each bit of the structure fields represent a single signal, with GPIO #0 located in bit 0, GPIO #1 located in bit 1, etc. The number of GPIO signals depends on the specific hardware. Refer to the hardware user's guide for your hardware for a description of available GPIO signals.

### **MGSLSETOPTION**

ULONG MgslSetOption(HANDLE dev, UINT option, UINT value);

#### Arguments

devhandle to open deviceoptionoption identifiervaluenew option value

#### **Return Value**

ERROR\_SUCCESS call success

ERROR INVALID HANDLE invalid device handle

ERROR INVALID PARAMETER invalid option identifier or value

This function sets the specified configuration value. These settings take effect at application run time. Some of these settings can be set at driver load time (system boot) with MgslSetPortConfigEx. Settings that have an equivalent MgslSetPortConfigEx value are noted below.

Most MgslSetOption settings take effect immediately, some are deferred until the next call to MgslSetParams. Deferred options are identified in the descriptions below. Unless otherwise specified, the option takes effect immediately.

The following is a list of option identifiers.

MGSL\_OPT\_CLOCK\_BASE\_FREQ

MGSL OPT AUXCLK ENABLE Select AUXCLK output function.

1 = clock output (default), BRG enabled and used as clock source

0 = static low, BRG enabled for internal clock

2 = static high, BRG disabled (not compatible if internal clock required)
Set base block frequency. Use only with hardware ordered with a

custom base clock or hardware with a frequency synthesizer

programmed for a custom base clock (GT2e/GT4e/USB). This option

takes effect immediately, but should be set BEFORE calling MqslSetParams so generated clocks are calculated correctly.

Controls DPLL reset behavior.

0 = no automatic DPLL reset

1 = automatically reset DPLL when enabling receiver

2 = one time manual DPLL reset

MGSL\_OPT\_ENABLE\_LOCALLOOPBACK

MGSL\_OPT\_ENABLE\_REMOTELOOPBACK

MGSL\_OPT\_HALF\_DUPLEX

MGSL OPT DPLL RESET

Local Loopback output state. 0=off, 1=on, default=off Remote Loopback output state. 0=off, 1=on, default=off

0=disabled, 1=enabled, default=disabled

When enabled, RS422/485 outputs (TxD,AUXCLK,RTS,DTR) are active when sending data, otherwise outputs are tri-stated (high impedance).

When sending data, the receiver input is ignored.

MGSL OPT INTERFACE Select interface type (RS232, V.35, RS422) with MGSL INTERFACE XXX

macros. Only valid for USB or SyncLink PCIe hardware.

Set this option at driver load time with MgslSetPortConfigEx.

MGSL OPT MSB FIRST Serial bit order. 0=LSB first, 1=MSB first, default = LSB first

This option does not take effect until the next call to MgslSetParams.

MGSL OPT NO TERMINATION Disable serial input termination for differential interface modes (RS-422/RS-485/V.35/RS-530A/X.21) Only valid for USB or SyncLink PCle hardware. GT series cards use jumpers and DIP switches to enable/disable termination. Set this option at driver load time with MgslSetPortConfigEx. 0=disabled, 1=enabled, default=disabled MGSL OPT RTS DRIVER CONTROL When enabled, RTS signal state controls output drivers. RTS on = outputs active RTS off = outputs tri-stated (high impedance) Set this option at driver load time with MgslSetPortConfigEx. SyncLink USB/PCIe Only: 8 bit value controls RS422 output enable MGSL OPT RS422 OE behavior and state for four serial signal outputs. [7] TXD OE Select (0=auto, 1=manual) [6] AUXCLK OE Select (0=auto, 1=manual) [5] DTR OE Select (0=auto, 1=manual) [4] RTS OE Select (0=auto, 1=manual) [3] TXD OE Manual State (0=tristate/disabled, 1=enabled) [2] AUXCLK OE Manual State (0=tristate/disabled, 1=enabled) [1] DTR OE Manual State (0=tristate/disabled, 1=enabled) [0] AUXCLK OE Manual State (0=tristate/disabled, 1=enabled). Select automatic or manual behavior. Automatic behavior is always enabled unless half duplex or RTS control selected. Manual behavior sets output enable state to that selected by manual state bits. MGSL\_OPT\_RX\_DISCARD\_TOO\_LARGE 0=disabled, 1=enabled, default = disabled Silently discard receive frames larger than MgslReceive buffer. 0=disabled, 1=enabled, default=disabled MGSL OPT RX ERROR MASK Silently discard HDLC receive frames with errors (CRC, etc). MGSL OPT RX COUNT Read only value indicates number of bytes in receive buffers. MGSL OPT TX COUNT Read only value indicates number of bytes in send buffers. MGSL\_OPT\_RX\_POLL Enable polling mode for MgslReceive calls. When enabled, MgslReceive returns ERROR\_BUSY and cancels the request instead of ERROR\_IO\_PENDING if no data is available to return. MGSL OPT TX POLL Enable polling mode for MgslTransmit calls. When enabled, MgslTransmit returns ERROR BUSY and cancels the request instead of ERROR IO PENDING if no send buffers are free to hold data. Statistic value incremented when transmitter becomes idle after MGSL OPT TX IDLE COUNT sending data. Clear the count by calling MgslSetOption with value of 0. MGSL OPT UNDERRUN COUNT Statistic value incremented for each transmitter underrun. Clear the count by calling MgslSetOption with value of 0.

### **MGSLSETPARAMS**

```
ULONG MgslSetParams (HANDLE dev, MGSL PARAMS *params);
```

### Arguments

dev handle to open device

params pointer to configuration structure

#### **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE invalid device handle

ERROR INVALID PARAMETER invalid option identifier or value

This function sets the specified configuration values. The options are usually set once per communications session. Calling this function resets the transmitter and receiver, discarding all buffered data. Refer to the MGSL\_PARAMS structure section for a description of the fields and values.

## **MGSLSETPORTCONFIGEX**

ULONG MgslSetPortConfigEx(ULONG port id, MGSL PORT CONFIG EX \*config);

# Arguments

port id integer port identifier

config pointer to configuration structure

# **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE invalid device handle

ERROR INVALID PARAMETER invalid option identifier or value

This function sets the specified configuration values that are used at driver load time. Refer to the MGSL\_PORT\_CONFIG\_EX structure section for a description of the fields and values. These options are usually set in the Windows Device Manager, but this call is implemented so the options can be set programmatically.

### **MGSLSETSERIALSIGNALS**

ULONG MgslSetSerialSignals (HANDLE dev, UCHAR \*signals);

#### Arguments

dev handle to open device signals new serial signals value

### **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE invalid device handle

This function sets the serial control output states using SerialSignal\_xxx macros defined in the mghdlc.h header file. A set bit indicates an active signal. Depending on the application, some signals may not be used or may be used for a non-standard purpose.

#### MGSLSETTRACELEVEL

ULONG MgslSetTraceLevel(HANDLE dev, ULONG \*level);

SerialSignal DTR Data Terminal Ready output (serial device is active)

# Arguments

devhandle to open devicelevelnew trace level value

# **Return Value**

ERROR SUCCESS call success

ERROR INVALID HANDLE invalid device handle

This function sets the current trace level for a serial device using TraceLevel\_XXX macros. Most applications do not use this call. The mgsltrc.exe trace utility provided with the Serial API uses this call.

TraceLevel API API API calls recorded

TraceLevel\_Status serial input (CTS, DCD, DSR, RI) events recorded TraceLevel\_Transmit transmit events (underrun, completion) recorded TraceLevel\_Receive receive events (overrun, completion, idle) recorded

TraceLevel Data send and receive data contents recorded

TraceLevel DataLink high level link layer events (SNRM, RR, etc) recorded

TraceLevel\_Error driver error conditions recorded
TraceLevel\_Info driver general events recorded
TraceLevel Detail driver detailed operation recorded

#### **MGSLTRANSMIT**

ULONG MgslTransmit(HANDLE dev, UCHAR \*buf, ULONG size, ULONG \*status, OVERLAPPED \*ol);

#### Arguments

devhandle to open devicebufsend data buffer

size number of bytes in send data buffer (may be zero, see below)

status returned send status (may be NULL, see below)

o1 pointer to Windows overlapped structure used for asynchronous

notification of send completion

### **Return Value**

ERROR SUCCESS call success

ERROR IO PENDING waiting for call to complete (monitor overlapped structure)

ERROR BUSY previous MgslTransmit call is pending

ERROR INVALID HANDLE invalid device handle

This function performs one of three functions depending on the arguments:

If status is NULL, call completes after buffering data to send. This is the typical case. If status is not NULL, call completes after sending data and status indicates success or error. If size is zero, call completes when previously buffered data is sent.

ERROR\_SUCCESS indicates immediate completion and ERROR\_IO\_PENDING indicates the application should monitor the hEvent member of the overlapped structure for indication of call completion. Call MgslCancelTransmit to cancel a pending call before normal completion. When the cancellation completes, the event member of the overlapped structure is signaled.

If size is not zero, this call enables the transmitter. The transmitter remains enabled sending the idle pattern after all data is sent.

These values are returned if the status argument is not NULL. Values other than <code>TxStatus\_OK</code> indicate data was not sent. Send status is rarely required by an application. Requiring status for each call prevents a continuous flow of data and reduces throughput.

TxStatus OK data sent successfully

TxStatus\_Underrun hardware not supplied data fast enough
TxStatus\_Cancel user cancelled request before data sent
TxStatus CtsFailure CTS went inactive in middle of sending data

Call MgslGetOption with MGSL\_OPT\_TX\_COUNT to get the number of buffered send bytes. This is useful for maintaining a continuous flow of data while limiting output latency by controlling the amount of buffered data.

Below is sample code demonstrating MgslTransmit.

```
int rc;
int size = 1024;
unsigned char buf[1024];
OVERLAPPED ol;
ol.hEvent = CreateEvent(NULL, TRUE, FALSE, NULL);
/* submit buffer to send, do not wait for send completion */
ResetEvent(ol.hEvent);
rc = MgslTransmit(dev, buf, size, NULL, &ol);
if (rc == ERROR IO PENDING) {
      /* wait for completion (wait for free buffer) */
      rc = WaitForSingleObject(ol.hEvent, INFINITE);
      if (rc != WAIT_OBJECT_0)
             /* wait error */
} else if (rc != ERROR_SUCCESS) {
      /* MgslTransmit error */
} else {
      /* immediate completion */
}
/* wait for previously submitted data to be sent */
ResetEvent(ol.hEvent);
rc = MgslTransmit(dev, NULL, 0, NULL, &ol);
if (rc == ERROR IO PENDING) {
      /* wait for completion (wait for all sent) */
      rc = WaitForSingleObject(ol.hEvent, INFINITE);
      if (rc != WAIT_OBJECT_0)
             /* wait error */
} else if (rc != ERROR_SUCCESS) {
      /* MgslTransmit error */
} else {
      /* immediate completion */
```

### **Polled Mode**

Use MgslSetOption with MGSL\_OPT\_TX\_POLL to enable polled mode. When enabled, MgslTransmit returns ERROR\_BUSY and cancels the request instead of returning ERROR\_IO\_PENDING if no free buffers are available to hold data. The application must still allocate an overlapped structure and event even when using polled mode.

#### **MGSLWAITEVENT**

ULONG MgslWaitEvent(HANDLE dev, ULONG mask, ULONG \*events, OVERLAPPED \*ol);

#### Arguments

dev handle to open device

mask bit flags indicating events of interest

events returned event bit flags

ol pointer to Windows overlapped structure used for asynchronous

notification of request completion

#### **Return Value**

ERROR SUCCESS call success

ERROR IO PENDING waiting for call to complete (monitor overlapped structure)

ERROR BUSY a previous MgslWaitEvent call is still pending

ERROR\_INVALID\_HANDLE invalid device handle ERROR INVALID PARAMETER invalid events buffer

This function waits for one or more events specified in the mask argument to occur. When the first specified event occurs, the call completes with the events argument set to reflect which events occurred.

The return code ERROR\_SUCCESS indicates immediate completion and ERROR\_IO\_PENDING indicates the application should monitor the event member of the overlapped structure for indication of call completion.

Call MgslCancelWaitEvent to stop a pending call to MgslWaitEvent. When the cancellation is complete, the event member of the overlapped structure will be signaled.

Both mask and events use the following bit flags defined in the mghdlc.h header file:

MgslEvent\_DsrActivewait for DSR (Data Set Ready) input activeMgslEvent\_DsrInactivewait for DSR (Data Set Ready) input inactiveMgslEvent\_CtsActivewait for CTS (Clear to Send) input activeMgslEvent\_CtsInactivewait for CTS (Clear to Send) input inactiveMgslEvent\_DcdActivewait for DCD (Data Carrier Detect) input activeMgslEvent\_DcdInactivewait for DCD (Data Carrier Detect) input inactive

MgslEvent\_RiActive wait for RI (Ring Indicator) input active
MgslEvent RiInactive wait for RI (Ring Indicator) input inactive

MgslEvent ExitHuntMode wait for receiver to become active (sync/flag detect)

MgslEvent IdleReceived wait for receiver to become idle (idle detect)

### MGSLWAITGPIO

ULONG MgslWaitGpio(HANDLE dev, GPIO DESC \*gpio, OVERLAPPED \*ol);

#### Arguments

dev handle to open device gpio pointer to GPIO structure

ol pointer to Windows overlapped structure used for asynchronous

notification of request completion

### **Return Value**

ERROR SUCCESS call success

ERROR IO PENDING waiting for call to complete (monitor overlapped structure)

ERROR BUSY a previous MgslWaitGpio call is still pending

ERROR\_INVALID\_HANDLE invalid device handle ERROR INVALID PARAMETER invalid events buffer

This function waits for one or more GPIO signals to reach the specified states. When the first specified state occurs, the call completes with the <code>gpio</code> argument set to reflect the current GPIO signal states. The <code>dmask</code> and <code>dir</code> fields of the <code>GPIO</code> <code>DESC</code> structure are ignored.

Before making this call, set the bits in the smask field of the GPIO\_DESC structure to indicate which GPIO signals to monitor. Set bits in the state field to specify the target state.

When the call completes, the state member of the GPIO\_DESC structure is set to indicate the state of all signals at the time the first target state is reached.

The return code ERROR\_SUCCESS indicates immediate completion and ERROR\_IO\_PENDING indicates the application should monitor the event member of the overlapped structure for indication of call completion.

Call MgslCancelWaitGpio to stop a pending call to MgslWaitGpio. When the cancellation is complete, the event member of the overlapped structure will be signaled.

# MGSLWAITALLSENT

int MgslWaitAllSent(HANDLE dev);

#### Arguments

dev open port handle

#### **Return Value**

Zero if success (all data sent) or error code (timeout or other error).

Check data passed to MgslWrite or MgslTransmit has been completely sent. Use this call to determine when it is safe to reset the transmitter or close the port.

```
int rc;

/* check for all buffered data sent */
rc = MgslWaitAllSent(dev);
if (!rc) {
     /* all buffered data sent, safe to close port */
} else {
     /* busy sending buffered data (polled) or error (blocking) */
}
```

MgslWaitAllSent is a simplified wrapper function for the original MgslTransmit function. If you do not need the extra error reporting and asynchronous notification features of MgslTransmit, use the simpler MgslWaitAllSent.

### **Blocking and Polled Modes**

MgslWaitAllSent can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_TX\_POLL identifier. When this option is enabled, MgslWaitAllSent returns immediately with a return code of zero when all data is sent or non zero if still sending (polled mode). When not enabled, MgslWaitAllSent blocks until all buffered data has been sent (blocking mode = default).

A blocked call to MgslWaitAllSent can be aborted by calling MgslCancelTransmit from a different application thread.

The amount of queued send data in the API buffers is obtained using MgslGetOption with MGSL OPT TX COUNT.

### **MGSLWRITE**

int MgslWrite(HANDLE dev, unsigned char \*buf, int size);

### Arguments

devopen port handlebufpointer to buffer containing send datasizesize of send data in bytes

## **Return Value**

Number of bytes accepted by API or zero if buffers are full (polled) or error (blocking).

MgslWrite is a simplified wrapper function for MgslTransmit which passes data to the API to send as soon as possible.

The amount of queued send data in the API buffers is obtained using MgslGetOption with MGSL OPT TX COUNT.

A blocked call to MgslWrite can be aborted by calling MgslCancelTransmit from a different application thread.

The format of the data depends on the protocol. For frame oriented SDLC/HDLC, each call sends a single frame of data. For other protocols, each call sends data with no formatting, requiring the application to implement message boundaries.

## **Blocking and Polled Modes**

MgslWrite can be used in blocking or polled mode by calling MgslSetOption with the MGSL\_OPT\_TX\_POLL identifier. When this option is enabled, MgslWrite returns immediately with a return code of zero when all API send buffers are full (polling mode). When not enabled, MgslWrite blocks until API send buffers are available and data is accepted (blocking mode = default).

A blocked call to MgslWrite can be aborted by calling MgslCancelTransmit from a different application thread.

### **STRUCTURES**

The following C language structures are defined in the mghdlc.h header file. This header should be included in source files that access the serial API.

# GPIO DESC

This structure is used with the general purpose I/O (GPIO) API calls MgslGetGpio, MgslSetGpio, MgslWaitGpio.

```
typedef struct _GPIO_DESC
{
     UINT state;
     UINT smask;
     UINT dir;
     UINT dmask;
}
GPIO DESC;
```

All fields are 32 bits. Each bit represents an I/O signal. I/O signal 0 is bit 0, signal 1 is bit 1, etc.

```
\begin{array}{ll} \text{state} & \text{each bit represents the state of an I/O signal} \\ \text{smask} & \text{specifies which bits in state field are used} \end{array}
```

dir each bit specifies the direction of an I/O signal (0=input, 1=output)

dmask specifies which bits in dir field are used

# MGSL\_ASSIGNED\_RESOURCES

This structure is used with the API call MgslGetAssignedResources. Only the SerialNumber field is used. All other fields are unused and undefined. The serial number is only available for SyncLink USB devices.

```
typedef struct _MGSL_ASSIGNED RESOURCES
  ULONG BusType;
  ULONG BusNumber;
  ULONG DeviceNumber;
  ULONG IrqLevel;
  ULONG DmaChannel;
  ULONG IoAddress1;
  ULONG IoAddress2;
  ULONG IoAddress3;
  ULONG MemAddress1;
  ULONG MemAddress2;
  ULONG MemAddress3;
  USHORT DeviceId;
  USHORT SubsystemId;
  char SerialNumber[MGSL MAX SERIAL NUMBER];
} MGSL_ASSIGNED_RESOURCES, *PMGSL_ASSIGNED_RESOURCES;
```

## MGSL\_PARAMS

This structure is used with the configuration API calls MqslGetParams and MqslSetParams.

```
typedef struct MGSL PARAMS
   /* common */
   ULUNG Mode;
UCHAR Loopher'
               Mode; /* HDLC, asynchronous, raw, bisync, monosync */
Loopback; /* internal loopback mode */
Flags; /* bit field flags */
   UCHAR Loopback;
USHORT Flags;
   /* synchronous modes */
             Encoding;  /* serial encoding NRZ, NRZI, etc. */
   UCHAR
   ULONG
             ClockSpeed; /* external clock speed in bits per second */
   UCHAR Addr; /* rx HDLC address filter, 0xFF = disable */
USHORT CrcType; /* None, CRC16-CCITT, or CRC32-CCITT */
   UCHAR PreambleLength;
   UCHAR
             PreamblePattern;
   /* asynchronous mode */
               DataRate; /* async data rate in bits per second */
   ULONG
   UCHAR DataBits,
UCHAR StopBits;
UCHAR Parity;
               DataBits; /* 5 to 8 */
                               /* 1 or 2 */
               StopBits;
                              /* none, even, odd */
} MGSL PARAMS, *PMGSL PARAMS;
```

Note: Many constants are defined as  $\mathtt{HDLC}\_\mathtt{XXX}$  for historical reasons, but apply to all synchronous modes (raw/bisync/monosync/HDLC).

#### Mode

The mode field of the  $MGSL\_PARAMS$  structure specifies the communications protocol with an  $MGSL\_MODE\_XXX$  macro. The mode determines the framing, synchronization, transparency and clocking characteristics of the serial protocol.

MGSL\_MODE\_ASYNC

character oriented
no external clocks
per character hardware framing
per character parity check (none/even/odd)
used for isochronous mode when DataRate set to 0

MGSL\_MODE\_HDLC

bit synchronous
hardware framing and synchronization (flags)
hardware transparency (0 bit stuff/removal)
hardware CRC check/generation (none/16 bit/32 bit)
Note: SDLC and HDLC are the same in this context

MGSL MODE RAW bit synchronous

no hardware framing

no hardware synchronization no hardware transparency

MGSL MODE BISYNC byte synchronous

16 bit hardware synchronization

no hardware framing no hardware transparency

MGSL MODE MONOSYNC byte synchronous

8 bit hardware synchronization

no hardware framing no hardware transparency

MGSL\_MODE\_TDM SyncLink PCIe, GT4e, USB Only

byte synchronous

external control signal synchronization

external clock signal

framing defined by fixed size data grouping

#### LOOPBACK

The Loopback field of the MGSL\_PARAMS structure enables or disables the internal loopback mode. 0 = normal operation, 1 = loopback mode. When enabled, the transmit data signal is connected internally to the receive data signal and clocks are generated internally by the baud rate generator as specified by the ClockSpeed field. Use internal loopback mode to test the operation of the serial controller without external line drivers or devices.

### **FLAGS**

The Flags field of the MGSL\_PARAMS structure specifies options using HDLC\_FLAG\_XXX macros. The HDLC\_FLAG prefix is used for historical reasons. Unless otherwise specified flags apply to all modes.

# **Receive Clock Source**

These flags select the serial receive clock source.

HDLC\_FLAG\_RXC\_DPLL Recover receive clock from receive data signal. Specify data rate in ClockSpeed

 $member\ of\ {\tt MGSL\_PARAMS}\ structure.$ 

HDLC\_FLAG\_RXC\_BRG Generate receive clock internally. Specify data rate in ClockSpeed member of

 ${\tt MGSL\_PARAMS} \ {\tt structure}.$ 

HDLC FLAG RXC RXCPIN Receive clock is supplied by external device on RxC input pin.

 ${\tt HDLC\_FLAG\_RXC\_TXCPIN} \ \ \textbf{Receive clock is supplied by external device on TxC input pin.}$ 

HDLC FLAG RXC INV Combine with receive clock source flag to invert receive clock polarity.

# **Transmit Clock Source**

These flags select the serial transmit clock source.

HDLC_FLAG_TXC_DPLL	Recover transmit clock from receive data signal. Specify data rate in ${\tt ClockSpeed}$ member of ${\tt MGSL\_PARAMS}$ structure.
HDLC_FLAG_TXC_BRG	Generate transmit clock internally. Specify data rate in $ClockSpeed$ member of $MGSL\_PARAMS$ structure.
HDLC_FLAG_TXC_RXCPIN	Transmit clock is supplied by external device on RxC input pin.
HDLC_FLAG_TXC_TXCPIN	Transmit clock is supplied by external device on TxC input pin.
HDLC_FLAG_TXC_INV	Combine with transmit clock source flag to invert transmit clock polarity.

# **Digital Phase Lock Loop Divisor**

The DPLL is used to recover a clock from the receive data signal. This is done using a sample/reference clock that is a multiple of the expected data rate. This multiple is either 8 or 16. A higher sample rate (larger divisor) results in a more accurate recovered clock. A lower divisor allows a higher expected data rate. The sample clock is limited by the base clock frequency (default 14.7456MHz).

```
HDLC_FLAG_DPLL_DIV8    data rate = reference clock divided by 8
HDLC FLAG DPLL DIV16 data rate = reference clock divided by 16
```

# Miscellaneous Flags (any combination allowed)

HDLC_FLAG_AUTO_CTS	Enable transmitter only when CTS input is active.
HDLC_FLAG_AUTO_DCD	Enable receiver only when DCD input is active.
HDLC_FLAG_AUTO_RTS	When set, the driver automatically asserts RTS at when sending data and negates RTS when done sending. If RTS is active when a transmit request is made, the driver will not manipulate the state of RTS.

### **ENCODING**

Encoding specifies physical data signal representation of logical 1 or 0. Equivalent encoding names are shown in parenthesis. Use BIPHASE encodings with clock recovery to guarantee one data transition per bit. The levels specified below are the data signal from the serial controller, but before the line drivers which invert the signal.

HDLC_ENCODING_NRZ	NRZ (NRZ-L) unencoded data signal. high = 1, low = 0
HDLC_ENCODING_NRZB	NRZB inverted data signal. high = 0, low = 1
HDLC_ENCODING_NRZI_MARK	(NRZ-M) invert at start of bit if 1
HDLC_ENCODING_NRZI_SPACE	(NRZI or NRZ-S) invert at start of bit if 0
HDLC_ENCODING_BIPHASE_MARK	(FM1) invert at start of bit, invert at bit center if 1
HDLC_ENCODING_BIPHASE_SPACE	(FM0) invert at start of bit, invert at bit center if 0
HDLC_ENCODING_BIPHASE_LEVEL	(Manchester) start of bit: high=1, low=0, invert at bit center
HDLC_ENCODING_DIFF_BIPHASE_LEVEL	invert at start of bit if 1, invert at bit center

### **CLOCKSPEED**

The ClockSpeed field of the MGSL\_PARAMS structure specifies the data rate of the generated (BRG) or recovered (DPLL) clock. A clock generated by the BRG is output on the AUXCLK output pin for use by an external device. Set to zero to disable clock generation.

The clock is generated by dividing a fixed base clock by a 16-bit integer divisor:

```
divisor = (base clock/data rate) - 1
```

Only discrete rates can be generated exactly because the divisor is a 16-bit integer. The default base clock of 14.7456MHz allows exact generation of common rates: 9600, 57600, 115200 etc.

The serial card can be purchased with a different base clock. This option is installed at the factory. When a base clock other than 14.7456MHz is installed, the driver must be configured to use the new value by calling MgslSetOption (MGSL OPT CLOCK BASE FREQ).

#### Addr

8-bit address field that filters received SDLC/HDLC frames. 0xFF = return all frames (no filtering), otherwise discard received HDLC frames with addresses other than 0xFF (broadcast) or Addr value.

# **CRCTYPE**

The CrcType member of the MGSL\_PARAMS structure specified the frame check type used with SDLC/HDLC frames. The selected Cyclic Redundancy Check (CRC) code is appended to sent frames and verified on receive frames.

```
\begin{array}{lll} \mbox{HDLC\_CRC\_NONE} & \mbox{Don't send CRCs on transmit, don't check CRCs on receive.} \\ \mbox{HDLC\_CRC\_16\_CCITT} & \mbox{16 bit CRC Polynomial: } x^{16} + x^{12} + x^5 + 1 \\ \mbox{HDLC\_CRC\_32\_CCITT} & \mbox{32 bit CRC Polynomial: } \\ & x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1 \end{array}
```

HDLC\_CRC\_RETURN\_CRC combine with HDLC\_CRC\_16\_CCITT or HDLC\_CRC\_32\_CCITT to return CRC value (2 or 4 bytes) to application as the final bytes in the receive frame buffer

HDLC\_CRC\_RETURN\_CRCERR\_FRAME combine with HDLC\_CRC\_16\_CCITT or HDLC\_CRC\_32\_CCITT to return received frames with CRC errors to application

### **CRC Errors and Accessing**

## **CRC CODES**

By default HDLC frames with CRC errors are discarded. The API can be configured to return both good frames and frames with CRC errors to the application. Frames with CRC errors are identified by the status code in the receive request structure.

Add the HDLC\_CRC\_RETURN\_CRCERR\_FRAME flag to the CRC type in the  $MGSL_PARAMS$  structure to receive both good and bad frames as shown below.

```
params.CrcType = HDLC_CRC_16_CCITT | HDLC_CRC_RETURN_CRCERR_FRAME;
```

By default the API strips the CRC value from a received frame and only passes back the data. Add the HDLC\_CRC\_RETURN\_CRC flag to the CRC type in the MGSL\_PARAMS structure to append the 2 or 4 byte CRC value to the end of the frame passed back to the application.

```
params.CrcType = HDLC_CRC_16_CCITT | HDLC_CRC_RETURN_CRC;
```

These two CRC flags can be combined or used independently to achieve the desired behavior. The following returns all frames, regardless of CRC errors, and appends the CRC value to the end of the frame buffer.

### **PREAMBLE PATTERN**

A preamble is a pattern sent before an SDLC/HDLC frame. The usual purpose of a preamble is to synchronize a remote DPLL that is recovering clock information from a data stream. The length of the preamble is specified in the PreambleLength member of the MGSL PARAMS structure.

```
HDLC_PREAMBLE_PATTERN_NONE no preamble (preamble_length ignored)
HDLC_PREAMBLE_PATTERN_ZEROS all zeroes
HDLC_PREAMBLE_PATTERN_FLAGS all flags
HDLC_PREAMBLE_PATTERN_10 alternating 1's and 0's
HDLC_PREAMBLE_PATTERN_01 alternating 0's and 1's
HDLC_PREAMBLE_PATTERN_ONES all ones
```

### **PREAMBLELENGTH**

This member of the MGSL\_PARAMS structure selects the length in bytes of the preamble pattern using the following macros:

```
HDLC_PREAMBLE_LENGTH_8BITS
HDLC_PREAMBLE_LENGTH_16BITS
HDLC_PREAMBLE_LENGTH_32BITS
HDLC_PREAMBLE_LENGTH_64BITS
```

#### **DATARATE**

This member of the MGSL\_PARAMS structure selects the data rate for asynchronous operation. In asynchronous mode the clock is generated internally by the BRG at x8 or x16 the data rate specified in this field. The data rate must match that of the remote device.

### **DATABITS**

This member of the MGSL\_PARAMS structure selects the number of data bits per character for asynchronous operation. This value must match that of the remote device. Valid values are 5 to 8.

### **STOPBITS**

This member of the MGSL\_PARAMS structure selects the number of stop bits transmitted per character for asynchronous operation. Valid values are 1 or 2. SyncLink device receivers always recognize 1 or 2 stop bits automatically without configuration.

### **PARITY**

This member of the MGSL\_PARAMS structure selects the character parity for asynchronous operation. This value must match that of the remote device. When enabled, the selected parity bit is added to transmitted characters and verified on received characters. Parity bits are stripped from received data before data is returned to an application. Characters received with a parity error are discarded. Valid values are specified with the following macros:

```
ASYNC_PARITY_NONE no parity used
ASYNC_PARITY_EVEN 0 or 1 bit added to maintain even number of 1 bits in character
ASYNC_PARITY_ODD 0 or 1 bit added to maintain odd number of 1 bits in character
```

### MGSL\_PORT\_CONFIG\_EX

This structure is used with the configuration API calls MgslGetPortConfigEx and MgslSetPortConfigEx. The options specified with this structure take effect at driver load time. These options can also be set in the Windows Device Manager.

Set the maximum number of bytes expected per frame of data. Received frames larger than this value are discarded. This also controls the maximum number of bytes accepted per MgslTransmit call.

Flags

MaxFrameSize

This member controls the serial interface physical characteristics. The interface selection flags (MGSL\_INTERFACE\_XXX) only apply to the PCMCIA and USB devices. All other hardware uses jumpers to select the interface type.

```
MGSL_INTERFACE_MASK
MGSL_INTERFACE_DISABLE
MGSL_INTERFACE_RS232
MGSL_INTERFACE_V35
MGSL_INTERFACE_RS422
```

a bit mask that covers all bits used to select an interface type serial interface is disabled and tri-stated (high impedance) serial interface is set for RS232 (single ended) serial interface is set for V.35 (mixed differential/single ended) serial interface is set for RS422/485 (differential)

MGSL\_NO\_TERMINATIONwhen set, input termination is disabled for differential modes<br/>when clear, differential inputs use 120 Ohm termination<br/>Applies only to USB hardware. PCI cards use jumpers or DIP switches<br/>to control input termination.MGSL\_RTS\_DRIVER\_CONTROLwhen set, RTS controls serial outputs<br/>RTS on = outputs enabled

RTS off = outputs disabled (tri-state, high impedance)

# MGSL RECEIVE REQUEST

This structure is used with the MgslReceive API call.

The structure defines a header for a receive request. Memory for a receive request should include the size of data buffer required by the application. For example, the following code allocates a receive request with a 4096 byte buffer:

```
MGSL_RECEIVE_REQUEST *req;
req = (MGSL RECEIVE REQUEST*)malloc(sizeof(MGSL RECEIVE REQUEST) + 4096);
```

The DataLength field of the structure should be initialized before **every** call to MgslReceive to indicate the size of the buffer.

```
req->DataLength = 4096;
rc = MgslReceive(hDevice, req, ol);
```

On request completion, the Status field indicates success or error. Most error codes apply only to SDLC/HDLC mode. Unless the application is maintaining error statistics, the specific error code can be ignored. When Status is RxStatus OK, data is returned in DataBuffer and DataLength is set to the number of returned bytes.

RxStatus\_OK
RxStatus\_CrcError
RxStatus\_FifoOverrun
RxStatus\_ShortFrame
RxStatus\_Abort
RxStatus\_BufferOverrun
RxStatus\_Cancel
RxStatus\_BufferTooSmall

data returned in DataBuffer, DataLength set to count of bytes SDLC/HDLC frame with a CRC error was received and discarded hardware FIFO was full when data was received causing data loss SDLC/HDLC frame with only one data byte was received and discarded SDLC/HDLC abort or idle sequence was received Causing data loss receive request was cancelled by user before normal completion SDLC/HDLC frame larger than the receive request buffer was received

# C#

The module mgapi.cs provides a C# interface to SyncLink serial devices and is used to build the mgapi.dll C# API assembly. It is built on top of the C API and provides both a C# optimized interface and a C API wrapper. New C# applications should use the C# optimized interface. The C wrapper is used for quickly porting C applications to C# with minimal changes. The wrapper follows the naming conventions of the C API. This reduces the effort needed to port existing code.

Note: The API module uses C# version 4.

A C# Visual Studio 2010 solution is provided containing mgapi.cs and sample programs for each protocol. The API assembly must be added to application references in the Visual Studio project.

```
// C# API (new C# apps)
using Port = Microgate.SerialApi.Port;

// C# wrapper of C API (porting C apps)
// Microgate namespace contains SerialApi class
using Microgate;
```

# Contents of mgapi\csharp directory:

csharp.sln Visual Studio 2010 solution containing sample projects

mgapi\ C# API module
hdlc\ HDLC/SDLC sample
async\ asynchronous sample
bisync\ bisync/monosync sample
raw\ raw bitstream sample

tdm\ TDM sample

2wire\ signals\ control/status signal sample

cwrapper\ C API wrapper sample (for porting C applications)

A C# sample is run as shown below for the HDLC sample on device mghdlc1:

C:\mgapi\csharp\hdlc\bin\Release>hdlc mghdlc1

## PORT OBJECT

A Port object is required for most tasks. A port name must be supplied. Port names for single port adapters have the form MGHDLCx, where 'x' is the adapter number. Port names for multiport adapters have the form MGMPxPy, where x is the adapter number and 'y' is the port number. The Port class function enumerate returns a list of available port names.

```
string[] names = Port.enumerate();
foreach (string name in names)
    Console.WriteLine(name);

port = new Port("MGHDLC1");
```

# OPEN/CLOSE

The Port method open claims a port for use and raises an exception if an error occurs. The Port method is\_open determines if the port is open. Other attributes, properties and methods must be accessed only when the port is open.

```
try {
          port.open();
}
catch (FileNotFoundException) {
          Console.WriteLine("port not found");
}
catch (UnauthorizedAccessException) {
          Console.WriteLine("access denied or port in use");
}
catch (Win32Exception) {
          Console.WriteLine("open error");
}
```

The Port method close releases the port from use. A port must be closed to allow use by other processes. Ports are automatically closed when a process exits or the Port object is deallocated.

```
port.close();
```

### **CONFIGURATION**

A port must be configured to match application specific requirements. Perform initial configuration with a Port.Settings object. The Port method apply\_settings() cancels current operations and shuts down the hardware.

```
var settings = new Port.Settings();
settings.protocol = Port.HDLC;
settings.encoding = Port.MANCHESTER;
settings.crc = Port.CRC16;
settings.transmit_clock = Port.INTERNAL;
settings.receive_clock = Port.RECOVERED;
settings.internal_clock_rate = 9600;
settings.transmit_preamble_pattern = 0x7e;
settings.transmit_preamble_bits = 8;
port.apply_settings(settings);
```

During operation, alter port behavior using various properties.

```
// set pattern sent when transmitter is enabled but // there is no data to send. HDLC flag = 0x7e port.transmit_idle_pattern = 0x7e;
```

Set persistent default state that spans system restart and device ejection.

```
// RTS controls RS422 output enable
Port.Defaults defaults = port.get_defaults();
defaults.rts_output_enable = true;
port.set defaults(defaults);
```

### SEND DATA

The Port method write accepts a byte[] containing data to send. It blocks until the data is queued and enables the transmitter if needed. The Port method flush blocks until all queued data has been sent. Both methods return true on success or false if cancelled by another thread. If the Port property blocked\_io is false (polling) both methods return false instead of blocking.

```
var send data = new byte[] \{0xff, 0x01\};
port.blocked io = true;
if (port.write(send data))
    Console.WriteLine("data queued");
else
    Console.WriteLine("blocked write cancelled");
if (port.flush())
    Console.WriteLine("all data sent");
else
    Console.WriteLine("blocked flush cancelled");
port.blocked io = false;
if (port.write(send data))
    Console.WriteLine("data queued");
else
    Console.WriteLine("send queue full");
if (port.flush())
    Console.WriteLine("all data sent");
else
    Console.WriteLine("busy sending data");
```

The byte[] length must not exceed the Port. Defaults attribute max data size.

### **HDLC/SDLC** protocol

write sends a variable size frame. Hardware adds flags and CRC to mark frame boundary.

### **TDM protocol**

write sends one or more frames of fixed size set by TDM configuration.

### Other protocols

write sends a variable length stream of bytes.

### RECEIVE DATA

The Port method read accepts an optional size argument (default value of 1) and returns a byte[] containing received data. It blocks until data is available or returns null if cancelled by another thread. The Port method enable\_receiver must be called before data can be received. If the Port property blocked\_io is false (polling) read returns null instead of blocking.

The size argument meaning depends on the protocol:

## HDLC/SDLC

Size argument is ignored and should be omitted for clarity. read blocks until a variable size frame is received.

## TDM

Size argument is ignored and should be omitted for clarity. read blocks until a fixed size frame or group of frames (as defined by TDM configuration) is received.

### **Other Protocols**

read blocks until size bytes are received. size defaults to 1 and must be in the range 1 to the Port. Defaults attribute max data size.

#### CLASS REFERENCE

#### **PORT**

A **Port** object is required for most tasks. A port name must be supplied. Port names for single port adapters have the form MGHDLCx, where 'x' is the adapter number. Port names for multiport adapters have the form MGMPxPy, where x is the adapter number and 'y' is the port number.

```
port = new Port("MGHDLC1");
```

### **M**ETHODS

## apply settings

This method applies configuration contained in a <u>Port.Settings</u> object to hardware. Hardware is shutdown, blocked read and write calls are cancelled and the new configuration is applied.

```
var settings = new Port.Settings(); // allocate
settings.protocol = Port.HDLC; // change
port.apply settings(settings); // apply
```

### close

This method releases a port from use so it may be used by other processes. A port is automatically closed when a process exits or the port object is deallocated. Methods and properties other than open and is\_open must not be accessed when a port is closed. Closing an already closed port has no effect. Port properties may change while port is closed.

## disable receiver

This method disables the receiver hardware and cancels blocked read calls. When disabled, the receiver ignores the receive data input.

### disable transmitter

This method disables the transmitter hardware and cancels blocked write and flush calls. When disabled, the transmit data output is held in a constant one state.

# enable\_receiver

This method enables the receiver hardware. When enabled, the receiver accepts data from the receive data input.

# enable\_transmitter

This method enables the transmitter hardware. The transmitter enters the idle state and sends the transmit idle pattern, except for asynchronous/isochronous protocols which always send all ones when idle. When data is passed to the write method, the transmitter becomes active and sends the data. After all data is sent, the transmitter is idle.

#### enumerate

This class method returns a list of valid port names.

```
string[] names = Port.enumerate();
foreach (string name in names)
    Console.WriteLine(name);
```

# get defaults

This method returns default configuration contained in a Port.Defaults object.

```
Port.Defaults defaults = port.get_defaults();
Console.WriteLine("max_data_size = {0}", defaults.max_data_size);
```

### get settings

This method returns current settings contained in a Port. Settings object.

```
Port Settings settings = port.get_settings();
if (settings.protocol == Port.HDLC)
    Console.WriteLine("HDLC protocol");
```

#### flush

The Port method flush blocks until all queued send data has been sent. true is returned on success or false if cancelled by another thread. If the Port property blocked\_io is false (polling), false is returned instead of blocking.

```
port.blocked_io = true;
if (port.flush())
        Console.WriteLine("all data sent");
else
        Console.WriteLine("blocked flush cancelled");

port.blocked_io = false;
if (port.flush())
        Console.WriteLine("all data sent");
else
        Console.WriteLine("busy sending data");
```

### is open

Return true when port is open or false when port is closed.

## open

The Port method open claims a port for use and raises an exception if an error occurs. The Port method is\_open determines if the port is open. Other properties and methods should be accessed only when the port is open.

```
try {
          port.open();
}
catch (FileNotFoundException) {
          Console.WriteLine("port not found");
}
catch (UnauthorizedAccessException) {
          Console.WriteLine("access denied or port in use");
}
catch (Win32Exception) {
          Console.WriteLine("open error");
}
```

#### read

This method accepts an optional size argument (default value of 1) and returns a byte[] containing received data. It blocks until data is available or returns null if cancelled by another thread. The Port method enable\_receiver must be called before data can be received. If the Port property blocked\_io is false (polling) read returns null instead of blocking.

The size argument depends on the protocol:

### HDLC/SDLC

Size argument is ignored and should be omitted for clarity. read blocks until a variable size frame is received.

### **TDM**

Size argument is ignored and should be omitted for clarity. read blocks until a fixed size frame or group of frames (as defined by TDM configuration) is received.

## **Other Protocols**

read blocks until size bytes are received. size defaults to 1 and must be in the range 1 to the Port. Defaults attribute max data size.

### set defaults

This method sets persistent default configuration contained in a <a href="Port.Defaults">Port.Defaults</a> object. Calling this method requires administrative privilege.

```
// RTS controls RS422 output enable
Port.Defaults defaults = port.get_defaults();
defaults.rts_output_enable = true;
port.set_defaults(defaults);
```

# set\_fsynth\_rate

This method programs the frequency synthesizer to the specified rate and returns true if successful. The frequency synthesizer replaces the default base clock of 14.7456MHz. Use the frequency synthesizer only when generating an internal clock at a rate that is not a divisor of the default base clock. This method internally sets the property base clock rate to the same value.

All ports on devices with multiple ports share the same base clock. **Do not call this method when any port on the device is sending or receiving.** When calling this method on a device with multiple ports, set base\_clock\_rate directly on the other ports to the same value so the other ports use the correct value for the common base clock when calculating internal clock settings.

The internal clock generator is used for:

- clock generation for synchronous protocols
- reference clock for asynchronous protocol (at 8 or 16 times data rate)
- reference clock for clock recovery (at 8 or 16 times data rate)

The API tries to use x16 reference clocks for maximum accuracy. If the x16 reference clock is not a divisor of the base clock, the API falls back to x8 reference clocks.

This method uses a table of supported frequencies. If an unsupported frequency is specified then false is returned. The tables are located in the API module mgapi.cs. New table entries can be created as described in the <u>frequency synthesizer</u> section. The frequency synthesizer is only available on PCI Express cards and the SyncLink USB.

# wait

This method waits for a specified event (hardware or signal state). The method blocks until one or more specified events occur. The method accepts an integer containing bit flags specifying events to wait for and returns an integer indicating which events occurred. An optional timeout in milliseconds causes the method to return 0 if the timeout expires.

```
Port.DSR_ON, Port.DSR_OFF
Port.CTS_ON, Port.CTS_OFF
Port.DCD_ON, Port.DCD_OFF
Port.RI_ON, Port.RI_OFF
Port.RECEIVE_ACTIVE, Port.RECEIVE_IDLE
```

```
// wait forever for CTS on or DCD off
uint events = port.wait(Port.CTS ON | Port.DCD OFF);
if (events != 0) {
    if ((events & Port.CTS ON) != 0)
        Console.WriteLine("CTS is on");
    if ((events & Port.DCD OFF) != 0)
        Console.WriteLine("DCD is off");
} else
    Console.WriteLine("error");
// wait 1 second for CTS on or DCD off
events = port.wait(Port.CTS ON | Port.DCD OFF, 1000);
if (events != 0) {
    if ((events & Port.CTS ON) != 0)
        Console.WriteLine("CTS is on");
    if ((events & Port.DCD_OFF) != 0)
       Console.WriteLine("DCD is off");
} else
    Console.WriteLine("timeout");
```

#### write

write accepts a byte[] containing data to send. It blocks until the data is queued and enables the transmitter if needed. true is returned if data is queued or false if a blocked write is cancelled by another thread. If the Port property blocked\_io is false (polling), false is returned instead of blocking. To determine when data has been completely sent call the flush method.

```
var send_data = new byte[] {0xff, 0x01};

port.blocked_io = true;
if (port.write(send_data))
        Console.WriteLine("data queued");
else
        Console.WriteLine("blocked write cancelled");

port.blocked_io = false;
if (port.write(send_data))
        Console.WriteLine("data queued");
else
        Console.WriteLine("send queue full");
```

The byte[] length must not exceed the Port.Defaults attribute max\_data\_size.

### **HDLC/SDLC** protocol

write sends a variable size frame. Hardware adds flags and CRC to mark frame boundary.

### TDM protocol

write sends one or more frames of fixed size set by TDM configuration.

### Other protocols

write sends a variable length stream of bytes.

## **PROPERTIES AND ATTRIBUTES**

# base clock rate

This integer property is the base clock rate used in calculations for internal clock generation. Setting this property does not alter the actual base clock like <u>set fsynth rate</u>. Use this property to set the base clock when a custom fixed frequency oscillator is installed on the SyncLink device. Also use it after calling set\_fsynth\_rate for one port of a device with multiple ports to set the rate used by the other ports.

### blocked io

This Boolean property controls the behavior of the read, write and flush methods. This property is set to True when the open method is called.

```
true (blocking)
read blocks until data is available then returns a byte[]
write blocks until data is queued then returns true
flush blocks until all data is sent then returns true
false (polling)
read returns null instead of blocking
write and flush return false instead of blocking.
```

# cts (Clear To Send)

This read only Boolean property reports the CTS input state. true = on, false = off.

```
if (port.cts)
    Console.WriteLine("CTS is on");
```

# dcd (Data Carrier Detect)

This read only Boolean property reports the DCD input state. true = on, false = off.

```
if (port.dcd)
    Console.WriteLine("DCD is on");
```

## dsr (Data Set Ready)

This read only Boolean property reports the DSR input state. true = on, false = off.

```
if (port.dsr)
    Console.WriteLine("DSR is on");
```

# dtr (Data Terminal Ready)

This Boolean property controls the DTR output state. true = on, false = off.

```
port.dtr = true; // turn on DTR
```

### gpio

This attribute is an array of 32 Port. GPIO objects with each object representing a general purpose I/O signal. Refer to the hardware manual (PDF) for how many GPIO signals are available on a specific device. GPIO signals are controlled and monitored through the output and state properties.

## half duplex

This Boolean property enables a feature where outputs are automatically enabled when sending data and disabled when not sending data. This is used for bussed mode where transmit and receive data share the same cable conductors. This feature only affects RS422/V.11/differential outputs. Applications that require more control over output enable timing should use the rts output enable property instead.

## ignore read errors

This Boolean property controls how receive errors are handled in HDLC/SDLC mode. When True, receive errors are silently discarded. Applications should only set this to false for diagnostic and logging purposes. This property is set to true by the open method.

## interface\_type

This integer property selects the serial interface standard for SyncLink USB and SyncLink PCIe devices. GT series cards use jumpers to select the serial interface and ignore this property. Interface values are defined by constants.

```
// Port.RS232 = single ended, unbalanced signals (V.28)
// Port.V35 = data/clocks differential (V.11), others single ended (V.28)
// Port.RS422 = differential signals (V.11)
// Port.RS530A = differential signals (V.11), except LL and RL
port.interface type = Port.RS422;
```

## II (Local Loopback)

This Boolean property controls the LL output state.

```
port.ll = true; // turn on local loopback output
```

#### name

This read only string property contains the port name.

### output control

This integer property controls individual differential (RS422/V.11) outputs on the SyncLink USB. The integer contains bit flags controlling behavior and state for four output signals. This property does not affect PCI cards or single ended outputs.

- [7] TXD select (0=auto, 1=manual)
- [6] AUXCLK select (0=auto, 1=manual)
- [5] DTR select (0=auto, 1=manual)
- [4] RTS select (0=auto, 1=manual)
- [3] TXD state (0=tristate/disabled, 1=enabled)
- [2] AUXCLK state (0=tristate/disabled, 1=enabled)
- [1] DTR state (0=tristate/disabled, 1=enabled)
- [0] AUXCLK state (0=tristate/disabled, 1=enabled)

Auto (0) enables the differential output as described by other properties. Manual (1) enables outputs as selected by state bits in this property.

## receive\_count

This integer read only property indicates how many bytes are available to the application using the read method. The granularity of the count depends on the specific hardware and protocol. The count does not include data stored in hardware but not yet transferred to system memory. Use this property to poll for receive data.

## ri (Ring Indicator)

This read only Boolean property reports the RI input state. true = on, false = off.

```
if (port.ri)
   Console.WriteLine("RI is on");
```

## rl (Remote Loopback)

This Boolean property controls the RL output state.

```
port.rl = true; // turn on remote loopback output
```

## rts (Request To Send)

This Boolean property controls the RTS output state. true = on, false = off.

```
port.rts = true; // turn on RTS output
```

#### rts output enable

This Boolean property allows RTS to control serial interface outputs. When true, RTS on enables outputs and RTS off disables (tristate/hi-Z) outputs. This feature is used in bussed applications where transmit and receive data use the same cable conductors. This feature only affects RS422/V.11/differential outputs. Bussed applications that do not require control over output enable timing should use the half\_duplex property instead.

```
port.rts_output_enable = true;
port.rts = true; // turn on outputs
// transmit data
port.rts = false; // turn off outputs (tristate/hi-Z)
// receive data
```

### signals

This integer property contains control output and status input states with each signal represented by a bit. Individual signal bits are defined as constants. Each access (get or set) of this property results in a hardware access.

Each signal has a property that is an alias to the signals property.

## transmit\_count

This integer read only property indicates the number of bytes in the API send queue. The count does not include data transferred to hardware but not yet sent. The count granularity depends on the specific hardware and protocol. Use this property to maintain queue levels in a desired range for the purpose of controlling transmit latency. Do NOT use this property as an indication of all sent as a zero value may not reflect data still stored in the hardware. Use the flush method to determine when all data has been sent.

#### termination

This Boolean property controls termination of differential (RS422/V.11) inputs on the SyncLink USB/PCIe. When true, differential inputs are terminated with 120 ohms. When false, differential inputs are not terminated. GT cards select termination with jumpers or switch settings and are not affected by this property.

## transmit idle pattern

This property specifies the pattern sent on the transmit data output when the transmitter is idle (enabled but no data to send). This can be an arbitrary 8 or 16 bit value. The idle pattern may be used by a remote device to distinguish between an inactive and idle connection. The transmit idle pattern may have additional protocol specific purpose. For monosync and bisync protocols, this property becomes an alias for sync\_pattern.

### PORT. DEFAULTS

A Port.Defaults object contains default configuration that is persistent across system restarts and device ejection. Defaults are accessed with the Port.get defaults and Port.set defaults methods.

### **PROPERTIES AND ATTRIBUTES**

### interface type

This Boolean attribute sets the default state of the <u>Port.interface type</u> property. This value is labeled "Serial interface" in the Windows device manager properties for SyncLink devices.

## max\_data\_size

This integer attribute specifies the maximum number of bytes that are returned by read or supplied to write. The default value is 4096. This value is labeled "Max Frame Size" in the Windows device manager properties for SyncLink devices.

## rts\_output\_enable

This Boolean attribute sets the default state of the <u>Port.rts\_output\_enable</u> property. This value is labeled "Disable RS422/485 outputs when RTS is off" in the Windows device manager properties for SyncLink devices.

### termination

This Boolean attribute sets the default state of the <u>Port.termination</u> property. This value is labeled "Serial interface" in the Windows device manager properties for SyncLink devices.

#### PORT. GPIO

A Port. GPIO object represents a single general purpose I/O signal. PCI Express and USB serial devices have GPIO signals accessible to headers on the device PCB. Refer to the hardware manual (PDF) for information on how many GPIO signals are available and header pin assignments.

### **PROPERTIES AND ATTRIBUTES**

#### state

This Boolean property contains the GPIO signal state: true = high, false = low.

## output

This Boolean property contains the GPIO signal direction: true = output, false = input. Some GPIO signals have a fixed direction, see hardware manual for details.

## PORT.SETTINGS

A Port.Settings object contains configuration used with the Port methods get\_settings and apply settings.

#### PROPERTIES AND ATTRIBUTES

### async data bits

This integer attribute specifies the number of data bits in an asynchronous character. Valid values: 5 to 8

### async data rate

This integer attribute specifies the data rate for the asynchronous protocol in bits per second. The internal clock generator runs at 8 or 16 times the data rate to supply the asynchronous receiver sampling clock.

## async\_stop\_bits

This integer attribute specifies the number of stop bits in an asynchronous character. Valid values: 1 or 2

## async\_parity

This attribute specifies the parity used in an asynchronous character. Valid values: Port.OFF, Port.EVEN, Port.ODD.

## auto\_cts

This Boolean attribute controls automatic processing of the CTS (clear to send) input. When true, the transmitter waits for CTS on before sending data.

### auto\_dcd

This Boolean attribute controls automatic processing of the DCD (data carrier detect) input. When true, the receiver is disabled when DCD is off.

## auto\_rts

This Boolean attribute controls automatic processing of the RTS (request to send) output. When true, RTS is on when data is available to send and off when all data has been sent. This feature only applies when RTS starts in the off state. If RTS is manually set to on then RTS stays on regardless of this attribute.

#### crc

This attribute selects the frame check sequence used with the HDLC (SDLC) protocol. Other protocols must set this attribute to Port.OFF. Valid values are listed below. The same CRC must be used by all endpoints.

Port.OFF CRC disabled
Port.CRC16 16-bit CRC
Port.CRC32 32-bit CRC

## discard\_data\_with\_error

This Boolean attribute determines how the API handles HDLC (SDLC) frames with a frame check error. When set to true (default), frames with errors are silently discarded. When false, frames with errors are returned to the application. Only applications that with to inspect invalid data for diagnostics, logging and recovery purposes should set this to false.

## discard received crc

This Boolean attribute controls handling of received CRC values for the HDLC (SDLC) protocol. When true (default), the CRC is discarded and the application only gets data. When false, the CRC is returned as the final bytes of the frame to the application. Only applications that wish to inspect the CRC value for diagnostics, logging or recovery purposes should set this to false.

## encoding

This attribute selects the encoding of serial data. Encoding defines how individual logical bits (0 or 1) are translated to physical data signal levels (high or low). Serial link endpoints must use the same encoding. Valid encoding values are listed below. Refer to the Encoding section for details of each value.

Port.NRZ
Port.NRZB
Port.NRZI
Port.NRZI\_MARK
Port.FM0
Port.FM1
Port.MANCHESTER
Port.DIFF BIPHASE LEVEL

## hdlc address filter

This integer attribute selects an 8-bit value used to filter received HDLC (SDLC) frames. Other protocols ignore this attribute. A value of 0xFF (default) disables filtering and returns all frames to the application. Other values indicate the expected HDLC station address so that only frames with the broadcast address (0xFF) and the specified station address are returned to the application. Other frames are silently discarded.

## internal\_clock\_rate

This integer attribute is the **data rate** used to setup the internal clock generator. When using the internal clock directly as a data clock it runs at this rate. When using clock recovery the internal clock runs at 8 or 16 times this rate to create a **reference clock** for sampling the receive data input and recovering a data clock.

The internal clock is generated by dividing the hardware base clock (default 14.7456MHz) by a 16-bit integer. If the specified rate is not a divisor of the base clock it is approximated by selecting the next slower rate that is a divisor. For details, refer to the clock generator section.

The API tries to use a 16x reference clock for maximum accuracy. If a 16x reference clock is not a divisor of the base clock, the API falls back to an 8x reference clock. If an x8 reference clock is not a divisor of the base clock then the specified data rate can't be precisely recovered.

The base clock can be adjusted on PCI Express and USB devices to allow precise internal clock rates when the specified rate (or reference clock) is not a divisor of the default 14.7456MHz base clock. Refer to the set fsynth rate method.

## internal loopback

This Boolean attribute enables internal loopback of data signals for diagnostic or development purposes. When set to true, the transmit data output is connected internally to the data input and data clocks are internally generated.

## msb first

This Boolean attribute selects the serial bit order. Most protocols must use least significant bit (LSB) first. Some protocols (RAW and TDM) may optionally use most significant bit (MSB) first by setting this attribute to true.

## protocol

This attribute selects the serial protocol. Valid values are listed below. Refer to the Protocol section for details.

Port.HDLC HDLC, also called SDLC

Port.ASYNC Asynchronous and Isochronous

Port.BISYNC Bi-synchronous
Port.MONOSYNC Mono-synchronous
Port.RAW Raw bit stream

Port. TDM Time Division Multiplexing

### receive clock

This attribute selects the source of the receive clock.

Port.INTERNAL internal clock generator

Port.RECOVERED clock recovered from receive data input

## receive\_clock\_invert

This attribute controls receive clock polarity. When set to default value of false, the receive clock uses normal polarity. When set to true, the receive clock uses inverted clock polarity. Endpoints must use the same clock polarity.

### sync pattern

This integer attribute specifies the synchronization pattern used for byte synchronous protocols (monosync or bisync) and should not be used for other protocols. The transmitter sends the sync pattern when idle (enabled and no data to send). The receiver searches for the sync pattern to determine byte alignment and returns data following a sync pattern to the application until the receiver is disabled or forced to the idle state so it searches for the next sync pattern.

## tdm\_sync\_delay

This integer attribute specifies the number of clock cycles data is delayed from the start of a TDM sync pulse. Valid values are 0 (no delay), 1 and 2.

### tdm\_sync\_short

This Boolean attribute specifies the length of a TDM sync pulse. true = one clock cycle, false = one slot length

### tdm sync invert

This Boolean attribute specifies the polarity of the TDM sync signal. false = normal, true = inverted

## tdm\_frame\_count

This integer attribute specifies the number of TDM frames returned to the application by the read method. Valid values are 1 to 256. The frame count time the fixed frame size must not exceed Port.Defaults.max\_data\_size. This allows better performance by reducing the number of read calls when the frame size is small and the data rate is high.

### tdm slot count

This integer attribute specifies the number of TDM slots in a frame. Valid values are in the range 2 to 32 or 384.

### tdm\_slot\_bits

This integer attribute specifies the number of bits in a TDM slot. Valid values are 8, 12, 16, 20, 24, 28 and 32.

## transmit\_clock

This attribute selects the source of the transmit clock.

Port.INTERNAL internal clock generator

Port.RECOVERED clock recovered from receive data input

## transmit\_clock\_invert

This attribute controls transmit clock polarity. When set to default value of false, the transmit clock uses normal polarity. When set to true, the transmit clock uses inverted clock polarity. Endpoints must use the same clock polarity.

## transmit\_preamble\_bits

This integer attribute selects the number of bits of preamble to prepend to sent data. A preamble is used to assist clock recovery from a data signal. Only synchronous protocols using clock recovery should set this attribute to a non-zero value. The only valid values are 8, 16, 32 and 64.

# transmit\_preamble\_pattern

This 8-bit integer attribute selects the pattern that is prepended to sent data. A preamble is used to assist clock recovery from a data signal. Only synchronous protocols using clock recovery should set this attribute. The length of the preamble is selected by the transmit\_preamble\_bits attribute.

## **PYTHON**

The module mgapi.py provides a Python interface to SyncLink serial devices. It is built on top of the C API and provides both a Python optimized interface and a C API wrapper. New Python applications should use the Python optimized interface. The C wrapper is used for quickly porting C applications to Python with minimal changes. The wrapper follows the naming conventions of the C API. This violates Python style standards but reduces the effort needed to port existing code.

WARNING: The API module uses Python 3 and is incompatible with Python 2.

A Python installation is required to run the Python sample code. The API module must be imported into a Python application with one of the following lines:

```
# Python API (new Python apps)
from mgapi import Port

# Python wrapper of C API (porting C apps)
import mgapi
```

The module must be found in one of three ways:

- mgapi.py is located in same directory as application.
- mgapi.py is located in the Python system path.
- mgapi.tar.gz package is installed.

The package is installed using the Python installation program (pip) in a command prompt with Administrator privilege:

```
C:\mgapi\python>pip install mgapi.tar.gz
```

## Contents of mgapi\python directory:

```
Python API module
mgapi.py
mgapi.tar.gz
                                    Installable Python API package
samples\hdlc.py
                                    HDLC/SDLC sample
                                    asynchronous sample
samples\async.py
samples\bisync.py
                                    bisync/monosync sample
samples\raw.py
                                    raw bitstream sample
samples\tdm.py
                                    TDM sample
                                    2-wire (bussed) sample
samples\2wire.py
samples\commapi.py
                                    asynchronous using pyserial interface
samples\signals.py
                                    control/status signal sample
samples\cwrapper.py
                                    C API wrapper sample (for porting C applications)
```

A Python application is run as shown below for the HDLC sample on device mghdlc1:

```
C:\mgapi\python\samples>python hdlc.py mghdlc1
```

## PORT OBJECT

A Port object is required for most tasks. A port name must be supplied. Port names for single port adapters have the form MGHDLCx, where 'x' is the adapter number. Port names for multiport adapters have the form MGMPxPy, where x is the adapter number and 'y' is the port number. The Port class function enumerate returns a list of available port names.

```
names = Port.enumerate()
for name in names:
    print(name)

port = Port('MGHDLC1')
```

## OPEN/CLOSE

The Port method open claims a port for use and raises an exception if an error occurs. The Port method is\_open determines if the port is open. Other attributes, properties and methods must be accessed only when the port is open.

```
try:
    port.open()
except FileNotFoundError:
    print('port not found')
except PermissionError:
    print('access denied or port in use')
except OSError:
    print('open error')
if port.is_open():
    print('port is open')
```

The Port method close releases the port from use. A port must be closed to allow use by other processes. Ports are automatically closed when a process exits or the Port object is deallocated.

```
port.close()
```

## **CONFIGURATION**

A port must be configured to match application specific requirements. Perform initial configuration with a Port.Settings() object. The Port method apply\_settings() cancels current operations and shuts down the hardware.

```
settings = Port.Settings()
settings.protocol = Port.HDLC
settings.encoding = Port.MANCHESTER
settings.crc = Port.CRC16
settings.transmit_clock = Port.INTERNAL
settings.receive_clock = Port.RECOVERED
settings.internal_clock_rate = 9600
settings.transmit_preamble_pattern = 0x7e
settings.transmit_preamble_bits = 8
port.apply settings(settings)
```

During operation, alter port behavior using various properties.

```
\# set pattern sent when transmitter is enabled but \# there is no data to send. HDLC flag = 0x7e port.transmit_idle_pattern = 0x7e
```

Set persistent default state that spans system restart and device ejection.

```
# RTS controls RS422 output enable
defaults = port.get_defaults()
defaults.rts_output_enable = True
port.set defaults(defaults)
```

### SEND DATA

The Port method write accepts a bytearray containing data to send. It blocks until the data is queued and enables the transmitter if needed. The Port method flush blocks until all queued data has been sent. Both methods return True on success or False if cancelled by another thread. If the Port property blocked\_io is False (polling) both methods return False instead of blocking.

```
send data = bytearray.fromhex('FF01')
port.blocked io = True
if port.write(send data):
   print('data queued')
else:
   print('blocked write cancelled')
if port.flush():
    print('all data sent')
else:
    print('blocked flush cancelled')
port.blocked io = False
if port.write(send data):
    print('data queued')
else:
    print('send queue full')
if port.flush():
   print('all data sent')
else:
    print('busy sending data')
```

The bytearray length must not exceed the Port. Defaults attribute max data size.

### **HDLC/SDLC** protocol

write sends a variable size frame. Hardware adds flags and CRC to mark frame boundary.

### **TDM protocol**

write sends one or more frames of fixed size set by TDM configuration.

## Other protocols

write sends a variable length stream of bytes.

## RECEIVE DATA

The Port method read accepts an optional size argument (default value of 1) and returns a bytearray containing received data. It blocks until data is available or returns None if cancelled by another thread. The Port method enable\_receiver must be called before data can be received. If the Port property blocked\_io is False (polling) read returns None instead of blocking.

```
port.blocked_io = True
receive_data = port.read(size) # block until data available
if receive_data:
    print(len(receive_data), 'bytes received')
else:
    print('blocked read cancelled')

port.blocked_io = False
receive_data = port.read(size) # poll for data
if receive_data:
    print(len(receive_data), 'bytes received')
else:
    print('no data available')
```

The size argument meaning depends on the protocol:

## HDLC/SDLC

Size argument is ignored and should be omitted for clarity. read blocks until a variable size frame is received.

## TDM

Size argument is ignored and should be omitted for clarity. read blocks until a fixed size frame or group of frames (as defined by TDM configuration) is received.

### **Other Protocols**

read blocks until size bytes are received. size defaults to 1 and must be in the range 1 to the Port. Defaults attribute max data size.

#### CLASS REFERENCE

#### **PORT**

A **Port** object is required for most tasks. A port name must be supplied. Port names for single port adapters have the form MGHDLCx, where 'x' is the adapter number. Port names for multiport adapters have the form MGMPxPy, where x is the adapter number and 'y' is the port number.

```
port = Port('MGHDLC1')
```

### **M**ETHODS

## apply settings

This method applies configuration contained in a <u>Port.Settings</u> object to hardware. Hardware is shutdown, blocked read and write calls are cancelled and the new configuration is applied.

```
settings = Port.Settings()  # allocate
settings.protocol = Port.HDLC  # change
port.apply settings(settings)  # apply
```

### close

This method releases a port from use so it may be used by other processes. A port is automatically closed when a process exits or the port object is deallocated. Methods and properties other than open and is\_open must not be accessed when a port is closed. Closing an already closed port has no effect. Port properties may change while port is closed.

## disable receiver

This method disables the receiver hardware and cancels blocked read calls. When disabled, the receiver ignores the receive data input.

### disable transmitter

This method disables the transmitter hardware and cancels blocked write and flush calls. When disabled, the transmit data output is held in a constant one state.

## enable\_receiver

This method enables the receiver hardware. When enabled, the receiver accepts data from the receive data input.

## enable transmitter

This method enables the transmitter hardware. The transmitter enters the idle state and sends the transmit idle pattern, except for asynchronous/isochronous protocols which always send all ones when idle. When data is passed to the write method, the transmitter becomes active and sends the data. After all data is sent, the transmitter is idle.

#### enumerate

This class method returns a list of valid port names.

```
names = Port.enumerate()
for name in names:
    print(name)
```

## get\_defaults

This method returns default configuration contained in a Port.Defaults object.

```
defaults = port.get_defaults()
print('max_data_size =', defaults.max_data_size)
```

### get settings

This method returns current settings contained in a Port. Settings object.

```
settings = port.get_settings()
if settings.protocol == Port.HDLC:
    print('HDLC protocol')
```

#### flush

The Port method flush blocks until all queued send data has been sent. True is returned on success or False if cancelled by another thread. If the Port property blocked\_io is False (polling), False is returned instead of blocking.

```
port.blocked_io = True
if port.flush():
    print('all data sent')
else:
    print('blocked flush cancelled')

port.blocked_io = False
if port.flush():
    print('all data sent')
else:
    print('busy sending data')
```

### is open

Return True when port is open or False when port is closed.

## open

The Port method open claims a port for use and raises an exception if an error occurs. The Port method is\_open determines if the port is open. Other properties and methods should be accessed only when the port is open.

```
try:
    port.open()
except FileNotFoundError:
    print('port not found')
except PermissionError:
    print('access denied or port in use')
except OSError:
    print('open error =', port.error)
if port.is_open():
    print('port is open')
```

#### read

This method accepts an optional size argument (default value of 1) and returns a bytearray containing received data. It blocks until data is available or returns None if cancelled by another thread. The Port method enable\_receiver must be called before data can be received. If the Port property blocked\_io is False (polling) read returns None instead of blocking.

```
port.blocked_io = True
receive_data = port.read(size) # block until data available
if receive_data:
    print(len(receive_data), 'bytes received')
else:
    print('blocked read cancelled')

port.blocked_io = False
receive_data = port.read(size) # poll for data
if receive_data:
    print(len(receive_data), 'bytes received')
else:
    print('no data available')
```

The size argument depends on the protocol:

## HDLC/SDLC

Size argument is ignored and should be omitted for clarity. read blocks until a variable size frame is received.

### **TDM**

Size argument is ignored and should be omitted for clarity. read blocks until a fixed size frame or group of frames (as defined by TDM configuration) is received.

## **Other Protocols**

read blocks until size bytes are received. size defaults to 1 and must be in the range 1 to the Port. Defaults attribute max data size.

### set defaults

This method sets persistent default configuration contained in a <a href="Port.Defaults">Port.Defaults</a> object. Calling this method requires administrative privilege.

```
defaults = port.get_defaults()
defaults.max_data_size = 8192
port.set_defaults(defaults)
```

## set\_fsynth\_rate

This method programs the frequency synthesizer to the specified rate and returns True if successful. The frequency synthesizer replaces the default base clock of 14.7456MHz. Use the frequency synthesizer only when generating an internal clock at a rate that is not a divisor of the default base clock. This method internally sets the property base clock rate to the same value.

All ports on devices with multiple ports share the same base clock. **Do not call this method when any port on the device is sending or receiving.** When calling this method on a device with multiple ports, set base\_clock\_rate directly on the other ports to the same value so the other ports use the correct value for the common base clock when calculating internal clock settings.

The internal clock generator is used for:

- clock generation for synchronous protocols
- reference clock for asynchronous protocol (at 8 or 16 times data rate)
- reference clock for clock recovery (at 8 or 16 times data rate)

The API tries to use x16 reference clocks for maximum accuracy. If the x16 reference clock is not a divisor of the base clock, the API falls back to x8 reference clocks.

This method uses a table of supported frequencies. If an unsupported frequency is specified then False is returned. The tables are located in the API module mgapi.py. New table entries can be created as described in the <u>frequency synthesizer</u> section. The frequency synthesizer is only available on PCI Express cards and the SyncLink USB.

## wait

This method waits for a specified event (hardware or signal state). The method blocks until one or more specified events occur. The method accepts an integer containing bit flags specifying events to wait for and returns an integer indicating which events occurred. An optional timeout in milliseconds causes the method to return 0 if the timeout expires.

```
Port.DSR_ON, Port.DSR_OFF
Port.CTS_ON, Port.CTS_OFF
Port.DCD_ON, Port.DCD_OFF
Port.RI_ON, Port.RI_OFF
Port.RECEIVE_ACTIVE, Port.RECEIVE_IDLE
```

```
# wait forever for CTS on or DCD off
events = port.wait(Port.CTS ON | Port.DCD OFF)
if events:
    if events & Port.CTS ON:
       print('CTS is on')
    if events & Port.DCD OFF:
       print('DCD is off')
else:
   print('error')
# wait 1 second for CTS on or DCD off
events = port.wait(Port.CTS ON | Port.DCD OFF, 1000)
if events:
    if events & Port.CTS ON:
        print('CTS is on')
    if events & Port.DCD OFF:
       print('DCD is off')
else:
   print('timeout')
```

#### write

write accepts a bytearray containing data to send. It blocks until the data is queued and enables the transmitter if needed. True is returned if data is queued or False if a blocked write is cancelled by another thread. If the Port property blocked\_io is False (polling), False is returned instead of blocking. To determine when data has been completely sent call the flush method.

```
send_data = bytearray.fromhex('FF01')
port.blocked_io = True
if port.write(send_data):
    print('data queued')
else:
    print('blocked write cancelled')

port.blocked_io = False
if port.write(send_data):
    print('data queued')
else:
    print('send queue full')
```

The bytearray length must not exceed the Port. Defaults attribute max\_data\_size.

## **HDLC/SDLC** protocol

write sends a variable size frame. Hardware adds flags and CRC to mark frame boundary.

### TDM protocol

write sends one or more frames of fixed size set by TDM configuration.

### Other protocols

write sends a variable length stream of bytes.

## **PROPERTIES AND ATTRIBUTES**

### base clock rate

This integer property is the base clock rate used in calculations for internal clock generation. Setting this property does not alter the actual base clock like <u>set fsynth rate</u>. Use this property to set the base clock when a custom fixed frequency oscillator is installed on the SyncLink device. Also use it after calling set\_fsynth\_rate for one port of a device with multiple ports to set the rate used by the other ports.

## blocked io

This Boolean property controls the behavior of the read, write and flush methods. This property is set to True when the open method is called.

```
True (blocking)
read blocks until data is available then returns a bytearray
write blocks until data is queued then returns True
flush blocks until all data is sent then returns True

False (polling)
read returns None instead of blocking
write and flush return False instead of blocking.
```

## cts (Clear To Send)

This read only Boolean property reports the CTS input state. True = on, False = off.

```
if port.cts:
    print('CTS is on')
```

## dcd (Data Carrier Detect)

This read only Boolean property reports the DCD input state. True = on, False = off.

```
if port.dcd:
    print('DCD is on')
```

## dsr (Data Set Ready)

This read only Boolean property reports the DSR input state. True = on, False = off.

```
if port.dsr:
    print('DSR is on')
```

## dtr (Data Terminal Ready)

This Boolean property controls the DTR output state. True = on, False = off.

```
port.dtr = True # turn on DTR
```

### gpio

This attribute is a list of 32 Port.GPIO objects with each object representing a general purpose I/O signal. Refer to the hardware manual (PDF) for how many GPIO signals are available on a specific device. GPIO signals are controlled and monitored through the output and state properties.

```
# set GPIO #6 direction to output
port.gpio[6].output = True
# set GPIO #6 state to low
port.gpio[6].state = False
# set GPIO #7 direction to input
port.gpio[7].output = False
if port.gpio[7].state:
    print('GPIO #7 is on')
else:
    print('GPIO #7 is off')
```

## half\_duplex

This Boolean property enables a feature where outputs are automatically enabled when sending data and disabled when not sending data. This is used for bussed mode where transmit and receive data share the same cable conductors. This feature only affects RS422/V.11/differential outputs. Applications that require more control over output enable timing should use the rts output enable property instead.

### ignore read errors

This Boolean property controls how receive errors are handled in HDLC/SDLC mode. When True, receive errors are silently discarded. Applications should only set this to False for diagnostic and logging purposes. This property is set to True by the open method.

### interface

This integer property selects the serial interface standard for SyncLink USB and SyncLink PCIe devices. GT series cards use jumpers to select the serial interface and ignore this property. Interface values are defined by constants.

```
# Port.RS232 = single ended, unbalanced signals (V.28)
# Port.V35 = data/clocks differential (V.11), others single ended (V.28)
# Port.RS422 = differential signals (V.11)
# Port.RS530A = differential signals (V.11), except
port.interface = Port.RS422
```

## II (Local Loopback)

This Boolean property controls the LL output state.

```
port.ll = True # turn on local loopback output
```

#### name

This read only string property contains the port name.

### output control

This integer property controls individual differential (RS422/V.11) outputs on the SyncLink USB. The integer contains bit flags controlling behavior and state for four output signals. This property does not affect PCI cards or single ended outputs.

- [7] TXD select (0=auto, 1=manual)
- [6] AUXCLK select (0=auto, 1=manual)
- [5] DTR select (0=auto, 1=manual)
- [4] RTS select (0=auto, 1=manual)
- [3] TXD state (0=tristate/disabled, 1=enabled)
- [2] AUXCLK state (0=tristate/disabled, 1=enabled)
- [1] DTR state (0=tristate/disabled, 1=enabled)
- [0] AUXCLK state (0=tristate/disabled, 1=enabled)

Auto (0) enables the differential output as described by other properties. Manual (1) enables outputs as selected by state bits in this property.

## receive\_count

This integer read only property indicates how many bytes are available to the application using the read method. The granularity of the count depends on the specific hardware and protocol. The count does not include data stored in hardware but not yet transferred to system memory. Use this property to poll for receive data.

## ri (Ring Indicator)

This read only Boolean property reports the RI input state. True = on, False = off.

```
if port.ri:
    print('RI is on')
```

## rl (Remote Loopback)

This Boolean property controls the RL output state.

```
port.rl = True # turn on remote loopback output
```

## rts (Request To Send)

This Boolean property controls the RTS output state. True = on, False = off.

```
port.rts = True # turn on RTS output
```

#### rts output enable

This Boolean property allows RTS to control serial interface outputs. When True, RTS on enables outputs and RTS off disables (tristate/hi-Z) outputs. This feature is used in bussed applications where transmit and receive data use the same cable conductors. This feature only affects RS422/V.11/differential outputs. Bussed applications that do not require control over output enable timing should use the half duplex property instead.

```
port.rts_output_enable = True
port.rts = True # turn on outputs
# transmit data
port.rts = False # turn off outputs (tristate/hi-Z)
# receive data
```

### signals

This integer property contains control output and status input states with each signal represented by a bit. Individual signal bits are defined as constants. Each access (get or set) of this property results in a hardware access.

```
# Port.DTR = data terminal ready output
# Port.RTS = ready to send output
# Port.CTS = clear to send input
# Port.DSR = data set ready input
# Port.DCD = data carrier detect input
# Port.RI = ring indicator input

# turn on DTR output
port.signals |= Port.DTR

# turn off RTS output
port.signals &= ~Port.RTS

if port.signals & Port.DCD:
    print('DCD input is on')
else:
    print('DCD input is off')
```

Each signal has a property that is an alias to the signals property.

```
# turn on DTR output
port.dtr = True
# turn off RTS output
port.rts = False

if port.dcd:
    print('DCD input is on')
else:
    print('DCD input is off')
```

## transmit\_count

This integer read only property indicates the number of bytes in the API send queue. The count does not include data transferred to hardware but not yet sent. The count granularity depends on the specific hardware and protocol. Use this property to maintain queue levels in a desired range for the purpose of controlling transmit latency. Do NOT use this property as an indication of all sent as a zero value may not reflect data still stored in the hardware. Use the flush method to determine when all data has been sent.

#### termination

This Boolean property controls termination of differential (RS422/V.11) inputs on the SyncLink USB and SyncLink PCle hardware. When True, differential inputs are terminated with 120 ohms. When False, differential inputs are not terminated. GT series cards select termination with jumpers or switch settings and are not affected by this property.

### transmit idle pattern

This property specifies the pattern sent on the transmit data output when the transmitter is idle (enabled but no data to send). This can be an arbitrary 8 or 16 bit value. The idle pattern may be used by a remote device to distinguish between an inactive and idle connection. The transmit idle pattern may have additional protocol specific purpose. For monosync and bisync protocols, this property becomes an alias for sync\_pattern.

### PORT. DEFAULTS

A Port.Defaults object contains default configuration that is persistent across system restarts and device ejection. Defaults are accessed with the Port.get defaults and Port.set defaults methods.

## **PROPERTIES AND ATTRIBUTES**

### interface

This Boolean attribute sets the default state of the <u>Port.interface</u> property. This value is labeled "Serial interface" in the Windows device manager properties for SyncLink devices.

## max\_data\_size

This integer attribute specifies the maximum number of bytes that are returned by read or supplied to write. The default value is 4096. This value is labeled "Max Frame Size" in the Windows device manager properties for SyncLink devices.

## rts\_output\_enable

This Boolean attribute sets the default state of the <u>Port.rts output enable</u> property. This value is labeled "Disable RS422/485 outputs when RTS is off" in the Windows device manager properties for SyncLink devices.

### termination

This Boolean attribute sets the default state of the <u>Port.termination</u> property. This value is labeled "Serial interface" in the Windows device manager properties for SyncLink devices.

### PORT. GPIO

A Port. GPIO object represents a single general purpose I/O signal. PCI Express and USB serial devices have GPIO signals accessible to headers on the device PCB. Refer to the hardware manual (PDF) for information on how many GPIO signals are available and header pin assignments.

### **PROPERTIES AND ATTRIBUTES**

#### state

This Boolean property contains the GPIO signal state: True = high, False = low.

## output

This Boolean property contains the GPIO signal direction: True = output, False = input. Some GPIO signals have a fixed direction, see hardware manual for details.

## PORT.SETTINGS

A Port.Settings object contains configuration used with the Port methods get\_settings and apply settings.

#### PROPERTIES AND ATTRIBUTES

### async data bits

This integer attribute specifies the number of data bits in an asynchronous character. Valid values: 5 to 8

### async data rate

This integer attribute specifies the data rate for the asynchronous protocol in bits per second. The internal clock generator runs at 8 or 16 times the data rate to supply the asynchronous receiver sampling clock.

## async\_stop\_bits

This integer attribute specifies the number of stop bits in an asynchronous character. Valid values: 1 or 2

## async\_parity

This attribute specifies the parity used in an asynchronous character. Valid values: Port.OFF, Port.EVEN, Port.ODD.

## auto\_cts

This Boolean attribute controls automatic processing of the CTS (clear to send) input. When True, the transmitter waits for CTS on before sending data.

### auto dcd

This Boolean attribute controls automatic processing of the DCD (data carrier detect) input. When True, the receiver is disabled when DCD is off.

## auto\_rts

This Boolean attribute controls automatic processing of the RTS (request to send) output. When True, RTS is on when data is available to send and off when all data has been sent. This feature only applies when RTS starts in the off state. If RTS is manually set to on then RTS stays on regardless of this attribute.

#### crc

This attribute selects the frame check sequence used with the HDLC (SDLC) protocol. Other protocols must set this attribute to Port.OFF. Valid values are listed below. The same CRC must be used by all endpoints.

Port.OFF CRC disabled
Port.CRC16 16-bit CRC
Port.CRC32 32-bit CRC

## discard\_data\_with\_error

This Boolean attribute determines how the API handles HDLC (SDLC) frames with a frame check error. When set to True (default), frames with errors are silently discarded. When False, frames with errors are returned to the application. Only applications that with to inspect invalid data for diagnostics, logging and recovery purposes should set this to False.

## discard received crc

This Boolean attribute controls handling of received CRC values for the HDLC (SDLC) protocol. When True (default), the CRC is discarded and the application only gets data. When False, the CRC is returned as the final bytes of the frame to the application. Only applications that wish to inspect the CRC value for diagnostics, logging or recovery purposes should set this to False.

### encoding

This attribute selects the encoding of serial data. Encoding defines how individual logical bits (0 or 1) are translated to physical data signal levels (high or low). Serial link endpoints must use the same encoding. Valid encoding values are listed below. Refer to the Encoding section for details of each value.

Port.NRZ
Port.NRZB
Port.NRZI
Port.NRZI\_MARK
Port.FM0
Port.FM1
Port.MANCHESTER
Port.DIFF BIPHASE LEVEL

## hdlc address filter

This integer attribute selects an 8-bit value used to filter received HDLC (SDLC) frames. Other protocols ignore this attribute. A value of 0xFF (default) disables filtering and returns all frames to the application. Other values indicate the expected HDLC station address so that only frames with the broadcast address (0xFF) and the specified station address are returned to the application. Other frames are silently discarded.

## internal\_clock\_rate

This integer attribute is the **data rate** used to setup the internal clock generator. When using the internal clock directly as a data clock it runs at this rate. When using clock recovery the internal clock runs at 8 or 16 times this rate to create a **reference clock** for sampling the receive data input and recovering a data clock.

The internal clock is generated by dividing the hardware base clock (default 14.7456MHz) by a 16-bit integer. If the specified rate is not a divisor of the base clock it is approximated by selecting the next slower rate that is a divisor. For details, refer to the <u>clock generator</u> section.

The API tries to use a 16x reference clock for maximum accuracy. If a 16x reference clock is not a divisor of the base clock, the API falls back to an 8x reference clock. If an x8 reference clock is not a divisor of the base clock then the specified data rate can't be precisely recovered.

The base clock can be adjusted on PCI Express and USB devices to allow precise internal clock rates when the specified rate (or reference clock) is not a divisor of the default 14.7456MHz base clock. Refer to the set fsynth rate method.

## internal loopback

This Boolean attribute enables internal loopback of data signals for diagnostic or development purposes. When set to True, the transmit data output is connected internally to the data input and data clocks are internally generated.

### msb first

This Boolean attribute selects the serial bit order. Most protocols must use least significant bit (LSB) first. Some protocols (RAW and TDM) may optionally use most significant bit (MSB) first by setting this attribute to True.

### protocol

This attribute selects the serial protocol. Valid values are listed below. Refer to the Protocol section for details.

Port.HDLC HDLC, also called SDLC

Port.ASYNC Asynchronous and Isochronous

Port.BISYNC Bi-synchronous
Port.MONOSYNC Mono-synchronous
Port.RAW Raw bit stream

Port.TDM Time Division Multiplexing

## receive clock

This attribute selects the source of the receive clock.

Port.INTERNAL internal clock generator

Port.RECOVERED clock recovered from receive data input

## receive\_clock\_invert

This attribute controls receive clock polarity. When set to default value of False, the receive clock uses normal polarity. When set to True, the receive clock uses inverted clock polarity. Endpoints must use the same clock polarity.

#### sync pattern

This integer attribute specifies the synchronization pattern used for byte synchronous protocols (monosync or bisync) and should not be used for other protocols. The transmitter sends the sync pattern when idle (enabled and no data to send). The receiver searches for the sync pattern to determine byte alignment and returns data following a sync pattern to the application until the receiver is disabled or forced to the idle state so it searches for the next sync pattern.

## tdm\_sync\_delay

This integer attribute specifies the number of clock cycles data is delayed from the start of a TDM sync pulse. Valid values are 0 (no delay), 1 and 2.

## tdm\_sync\_short

This Boolean attribute specifies the length of a TDM sync pulse. True = one clock cycle, False = one slot length

## tdm sync invert

This Boolean attribute specifies the polarity of the TDM sync signal. False = normal, True = inverted

## tdm\_frame\_count

This integer attribute specifies the number of TDM frames returned to the application by the read method. Valid values are 1 to 256. The frame count time the fixed frame size must not exceed Port.Defaults.max\_data\_size. This allows better performance by reducing the number of read calls when the frame size is small and the data rate is high.

### tdm slot count

This integer attribute specifies the number of TDM slots in a frame. Valid values are in the range 2 to 32 or 384.

### tdm\_slot\_bits

This integer attribute specifies the number of bits in a TDM slot. Valid values are 8, 12, 16, 20, 24, 28 and 32.

## transmit\_clock

This attribute selects the source of the transmit clock.

Port.INTERNAL internal clock generator

Port.RECOVERED clock recovered from receive data input

## transmit\_clock\_invert

This attribute controls transmit clock polarity. When set to default value of False, the transmit clock uses normal polarity. When set to True, the transmit clock uses inverted clock polarity. Endpoints must use the same clock polarity.

## transmit preamble bits

This integer attribute selects the number of bits of preamble to prepend to sent data. A preamble is used to assist clock recovery from a data signal. Only synchronous protocols using clock recovery should set this attribute to a non-zero value. The only valid values are 8, 16, 32 and 64.

# $transmit\_preamble\_pattern$

This 8-bit integer attribute selects the pattern that is prepended to sent data. A preamble is used to assist clock recovery from a data signal. Only synchronous protocols using clock recovery should set this attribute. The length of the preamble is selected by the transmit\_preamble\_bits attribute.

## **PROTOCOLS**

This section provides an overview of supported serial protocols. Protocols define how framing, transparency, and timing are implemented.

#### **Framing**

Framing is a hardware mechanism to identify data boundaries and optionally check data integrity. HDLC uses flag patterns to mark the start and end of frames and CRC for integrity. TDM uses a sync signal to mark the start of fixed length frames. Asynchronous data uses start/stop bits on each character with parity for integrity. Bisync and monosync use sync patterns to indicate start of data and the application must detect end of data. Raw protocol has no hardware framing and the application is responsible for interpreting the stream of bits.

### **Transparency**

Transparency is a mechanism to distinguish between data and non data patterns. HDLC uses zero insertion/deletion to distinguish between data and flags. HDLC is the only supported protocol that implements transparency at the hardware level.


### **Timing**

Serial communication requires a timing mechanism to coordinate data transfer. This can be an external clock signal, an internally generated clock, or a clock recovered from a data signal. The clock frequency determines the data transfer rate. The receiver and transmitter have separate clock configuration.

# HDLC/SDLC

High Level Data Link Control (HDLC) is an international standard (ISO3309) based on SDLC (Synchronous Data Link Control), a protocol developed by IBM. This document uses HDLC to refer to both HDLC and SDLC.

Data is grouped into an information field of two or more bytes. The information field may be followed by an optional frame check sequence (FCS) such as CRC16 or CRC32. The FCS is calculated on the bits in the information field. The information field and FCS are framed with a non data pattern 01111110 (0x7e) called a flag. The collection of an opening flag, information field, FCS, and a closing flag is called a frame. A frame in progress can be aborted before the closing flag by sending a non data pattern called an abort, which is 7 or more consecutive ones. Aborted frames or frames with a FCS error should be ignored by the receiver.



An optional preamble may be sent before each frame. The preamble is useful for synchronizing a DPLL for clock recovery. The preamble pattern should be chosen to provide the maximum transitions for a given serial encoding standard. Refer to the DPLL section for details. Preambles are usually not used for applications with a separate data clock signal.


Leading bytes of the information field contain variable length address and control fields. The serial controller does not process the address or control fields, and treats the entire information field as data. Interpretation of the address and control fields is the responsibility of the device driver or application.

Data transparency is provided to distinguish between data and flag or abort patterns. This is accomplished with zero insertion and deletion. The controller automatically inserts a zero after any sequence of five consecutive ones in send data and automatically deletes a zero after any sequence of five consecutive ones in receive data. Zero insertion and deletion is only applied to the information field and FCS.


HDLC may use separate data clock signals or can recover data clocks from a data signal using DPLL (digital phase locked loop) clock recovery. There is one clock cycle per bit.

The HDLC transmitter has three states: disabled, idle, and active. The transmitter starts in the disabled state with the transmit data signal set to a constant mark. When software enables the transmitter with a bit in a control register the transmitter becomes idle. An idle transmitter sends a user configurable idle pattern, usually all ones or repeated flags. When software provides data to send, the transmitter becomes active and sends a frame containing the data. When the frame completes, the transmitter becomes idle. Software can disable the transmitter at any time using control bits in a register.

The HDLC receiver has three states: disabled, idle (hunt), and active (synced). The receiver start in the disabled state. When software enables the receiver with a bit in a control register, the receiver becomes idle and starts hunting for an opening flag. When a flag is detected, the receiver is active. An active receiver stores data between flags. When an abort sequence is detected, the receiver becomes idle. Software can disable the receiver at any time using control bits in a register.



**HDLC Transmitter State Diagram** 




HDLC Receiver State Diagram

## **ASYNCHRONOUS**

Asynchronous communication frames each character with a single start bit and one or two stop bits. Data length is configurable for 5 to 8 data bits per character. An optional parity bit (odd or even) is appended to the data. The idle line state is a logical 1. The start bit is a logical 0. Stop bits are a logical 1. Data is transmitted least significant bit first followed by the optional parity bit. The total character size is the combination of the start bit, data bits, optional parity bit, and stop bits. The total character size range is 7 to 12 bits. The number of data bits, stop bits, and use of parity must be configured in advance to match the settings of a remote station.

Data clocks are generated internally. The data rate must be chosen in advance to match that of a remote station. The receive clock runs at 8 or 16 times the selected data rate. This clock is used to sample the receive data line. The start bit is detected as the falling edge from the idle condition or the stop bits of the preceding character (1 to 0).



**Asynchronous Character Format** 

## **I**SOCHRONOUS

Isochronous is identical to asynchronous as described in the previous section, except a separate physical clock signal is used with the same frequency as the data rate (1x clock). Some models of SyncLink hardware (GT4e and USB) support the isochronous protocol by configuring the device for asynchronous communications with the DataRate member of the MGSL PARAMS structure set to zero.

With MGSL\_MODE\_ASYNC and a DataRate of zero, the Flags and ClockSpeed fields of the MGSL\_PARAMS structure control the clocking configuration. Usually a single clock supplied by a remote device drives the SyncLink transmitter and receiver. It is possible to use different clocks for transmit and receive or to generate the clock on the AUXCLK output by setting ClockSpeed to a non-zero value.

The benefit of isochronous is the data rate does not have to be identically configured in advance on both ends of the connection since timing is derived from a separate clock signal. The trade off is the added expense of the extra signal.


The following code fragment demonstrates isochronous using a single clock signal connected to the RxC input pin.

```
* Isochronous mode, format N-8-1
 * receive clock = RxC input pin
 * transmit clock = RxC input pin
 * single clock from remote device connected to RxC input pin
 */
params.Mode = MGSL MODE ASYNC;
params.Loopback = 0;
params.Flags = HDLC FLAG RXC RXCPIN + HDLC FLAG TXC RXCPIN;
params.Encoding = HDLC ENCODING NRZ; /* ignored for isochronous */
params.ClockSpeed = 0;
params.CrcType = HDLC CRC NONE; /* ignored for isochronous */
params.DataBits = 8;
params.StopBits = 1;
params.Parity = ASYNC PARITY NONE;
params.DataRate = 0; /* selects isochronous */
/* set current device parameters */
rc = MgslSetParams(dev, &params);
```

## **RAW SYNCHRONOUS**


Raw synchronous operation performs no framing or synchronization. Data is sent bit for bit as supplied to the controller. Data is received bit for bit as seen on the receive data signal.

The raw transmitter has three states: disabled, idle, and active. The transmitter starts in the disabled state with the transmit data signal set to a constant mark. When software enables the transmitter with a bit in a control register the transmitter becomes idle. An idle transmitter sends a user configurable idle pattern. When software provides data to send, the transmitter becomes active and sends the data in an exact bit for bit representation. When no more data is available to send, the transmitter becomes idle. Software can disable the transmitter at any time using control bits in a register.



Raw Mode Transmitter State Diagram


The raw receiver has two states: disabled, and active. The receiver start in the disabled state. When software enables the receiver with a bit in a control register, the receiver becomes active and starts storing receive data exactly bit for bit as seen on the receive data signal. Software can disable the receiver at any time using control bits in a register.



Raw Mode Receiver State Diagram

### Monosync and Bisync


Monosync and Bisync operation is similar to raw synchronous operation. The difference is the receiver looks for an 8-bit (monosync) or 16-bit (bisync) pattern to signal synchronization and the following data is byte aligned to the synchronization pattern.



Monosync/Bisync Block Format

The monosync/bisync transmitter has three states: disabled, idle, and active. The transmitter starts in the disabled state with the transmit data signal set to a constant mark. When software enables the transmitter with a bit in a control register the transmitter becomes idle. An idle transmitter sends repeated sync patterns (8-bit for monosync and 16-bit for bisync). When software provides data to send, the transmitter becomes active and sends the data in an exact bit for bit representation. When no more data is available to send, the transmitter becomes idle. Software can disable the transmitter at any time using control bits in a register.


The transmitter does not automatically add a leading sync sequence to send data. Software must add the sync sequence manually to any data supplied to the transmitter.



Monosync/Bisync Transmitter State Diagram

The monosync/bisync receiver has three states: disabled, idle (hunt), and active (synced). The receiver starts in the disabled state. When software enables the receiver, the receiver becomes idle and starts hunting for the sync pattern (8-bit for monosync and 16-bit for bisync). When a sync pattern is detected, the receiver is active. An active receiver stores data bit for bit exactly as seen on the receive data signal. All data is byte aligned to the sync pattern. The receiver remains active until software disables the receiver or forces the receiver to idle/hunt.

Hardware does not detect the end of a data block. The end of block indication varies widely for monosync and bisync implementations and is the responsibility of software to detect. Typically an application enables the receiver and processes received data until the end of block condition is detected. The application then forces the receiver to idle/hunt.



Monosync/Bisync Receiver State Diagram

## TIME DIVISION MULTIPLEXING (TDM)


Note: TDM is only supported on SyncLink GT2e, GT4e and USB devices shipped February 2016 and later. Contact Microgate for information on updating these listed devices to support TDM if purchased before that date.

Time Division Multiplexing divides a serial signal by time into two or more **slots**. A **frame** is an ordered set of slots. Each slot represents a communication channel or data sample. The TDM implementation described here is compatible with the TDM mode of the multichannel audio serial port (McASP) of Texas Instruments controllers.


A data signal carries slots and frames. A slot contains 8 to 32 bits of data, in increments of 4 bits. A frame contains 2 to 32, or 384 slots. Slots within a frame are always contiguous. Multiple frames may or may not be contiguous. Data signal polarity (meaning of high or low signal) is selectable. The serial bit order is selectable, least significant bit (LSB) first or most significant bit (MSB) first. For example, a 12 bit slot with hexadecimal value 123 is sent as (first to last) 1100\_0100\_1000\_1000 for LSB first or 0001\_0010\_0011 for MSB first.

A clock signal provides timing information for the sync and data signals. Each clock cycle equals a single data bit. Selectable clock polarity determines which clock edge (rising or falling) changes output signals and which samples input signals.


A sync signal identifies the start of a frame. The sync signal is one bit or one slot in length. The first bit of a frame occurs with the start of the sync signal or may be delayed up to two clock cycles using the sync delay option. Sync signal polarity, active high or low, is selectable. Transmit sync length is selectable (bit or slot). The receiver automatically accepts either bit or slot length sync pulses.



The TDM transmitter has three states: disabled, idle, and active and starts disabled. When enabled, the transmitter becomes idle. When supplied data, the transmitter becomes active. When all data is sent, the transmitter becomes idle. The transmitter may be disabled at any time, discarding unsent data.



The TDM receiver has three states: disabled, idle (hunt), and active (synced), and starts disabled. When enabled, the receiver becomes idle. When a sync is detected, the receiver is active. An active receiver stores data until a frame completes. When a frame completes, the receiver becomes idle. The receiver may be disabled at any time.



**TDM Receiver State Diagram** 

TDM SIGNAL MAPPING		
TDM Signal	Physical Serial Signal	
Transmit Data (output)	TxD	
Transmit Sync (output)	RTS	
Transmit Clock (output)	AUXCLK	
Receive Data (input)	RxD	
Receive Sync (input)	DCD	
Receive Clock (input)	RxC	

## **ENCODING**

Serial encoding converts a logical one or zero into a coded signal used on the physical connection between end points. Send data is encoded and receive data is decoded. The table below describes each encoding standard.

The NRZ family (NRZ, NRZB, NRZI-space, NRZI-mark) has zero or one signal transitions per bit located at the start of the bit cell. The receiver samples the data signal at the center of the bit cell. NRZ type encoding is usually used with synchronous protocols that have a separate data clock signal. NRZ has fewer transitions per bit than biphase encoding which allows higher data rates for a bandwidth limited physical connection.

Note: NRZI without a space or mark modifier is often used as short hand for NRZI-space.

The biphase family has one to two transitions per bit located at the beginning and center of the bit cell. The receiver samples the data signal at ¼ and ¾ of the bit cell length. Biphase encoding is usually used with DPLL clock recovery as it guarantees at least one transition per bit cell to keep the recovered clock synchronized.

Serial Encoding		
Name	Description	
NRZ	TxD is logical value (no encoding)	
NRZB	TxD is logical value inverted	
NRZI-space	If logical value 0, invert TxD at start of bit	
NRZI-mark	If logical value 1, invert TxD at start of bit	
Biphase-mark (FM1)	Invert TxD at start of bit.  If logical value 1, invert TxD at center of bit.	
Biphase-space (FM0)	Invert TxD at start of bit.  If logical value 0, invert TxD at center of bit.	
Biphase-level (Manchester)	Set TxD to logical value at start of bit. Invert TxD at center of bit.	
Differential Biphase-level	If logical value 0, Invert TxD at start of bit. Invert TxD at center of bit.	

### BAUD RATE GENERATOR

The serial controller has a functional unit called the baud rate generator (BRG). The BRG divides a clock input (the base block) by a 16 bit integer (divisor) to generate a clock output. The clock output can be used internally for transmit and receive timing, output on the AUXCLK serial output pin and as a reference clock for the DPLL described in the next section.

The default base clock on the GT and USB devices is 14.7456MHz. Devices can be special ordered with an alternate base clock frequency. The GT2e/GT4e cards and the USB device include a programmable frequency synthesizer (described in a later section) than can be used as the base clock.

The BRG divides the base clock by a 16-bit integer (0 to 65535) to generate the data clock.

$$f_{data} = \frac{f_{base}}{divisor+1}$$
  $divisor = \left(\frac{f_{base}}{f_{data}}\right) - 1$ 

### Example 1:

Data Clock = 9600bps, Base Clock = 14.7456MHz, Divisor = (14745600/9600) - 1 = 1535 Since 1535 is an integer in the range 0 to 65535 the 9600bps clock can be generated exactly.

#### Example 2:

Data Clock = 1Mbps, Base Clock = 14.7456MHz, Divisor = (14745600/1000000) - 1 = 13.7456 Since 13.7456 is NOT an integer, the 1Mbps clock cannot be generated exactly.

The default 14.7456MHz base clock supports exact data rates of 9600, 38400, 115200, etc.

### **CLOCK RECOVERY**

Synchronous modes usually get transmit and receive timing from the transmit and receive clock inputs. Alternatively, timing can be recovered from a received data signal using a digital phased locked loop (DPLL). This requires the exact data rate to be known in advance and specified in ClockSpeed field of the MGSL\_PARAMS structure.

Use these options in the flags field of the MGSL PARAMS structure to use DPLL clock recovery:

For receiver:

HDLC FLAG RXC DPLL Receive clock comes from DPLL (recovered)

For transmitter (use only one):

HDLC\_FLAG\_TXC\_DPLL Transmit clock comes from DPLL (recovered)
HDLC\_FLAG\_TXC\_BRG Transmit clock comes from BRG (generated)

Usually the receiver uses the recovered clock and the transmitter the generated clock.

The BRG supplies the DPLL a reference clock that is 8 or 16 times greater than the data rate. Specify this setting in the flags field of the MGSL PARAMS structure:

HDLC\_FLAG\_DPLL\_DIV8 reference clock = 8 x data rate (highest max rate)
HDLC FLAG DPLL DIV16 reference clock = 16 x data rate (better precision)

The BRG divides the base clock by a 16-bit integer (0 to 65535) to generate the DPLL reference clock.

 $f_{ref} = \frac{f_{base}}{divisor+1}$   $divisor = \left(\frac{f_{base}}{f_{ref}}\right) - 1$ 

#### Example 1:

Data Clock = 9600bps

Reference Clock = Data Clock \* 16 = 153,600Hz

Base Clock = 14.7456MHz

Divisor = (14,745,600/153,600) - 1 = 95

Since 95 is an integer in the range 0 to 65535, the 153,600Hz reference clock can be generated exactly for recovering the 9600bps data clock.

#### Example 2:

Data Clock = 10,000bps

Reference Clock = Data Clock \* 16 = 160,000Hz

Base Clock = 14.7456MHz

Divisor = (14,745,600/160,000) - 1 = 91.16

Since 91.16 is NOT an integer the 160,000Hz reference clock cannot be generated exactly.

If the reference clock can't be generated exactly, clock recovery can still work if the difference between the exact rate and the actual rate is small enough and sufficient data signal transitions are maintained. A 10% difference is acceptable if using a biphase encoding (FM or Manchester) that guarantees a data transition every clock cycle.

Custom base clocks can be ordered and installed at the factory to allow exact recovery of data rates not supported by the standard base clock of 14.7456MHz. Contact Microgate to determine which custom base clock is required for your needs.

### **Serial Encoding with DPLL**

DPLL clock recover is usually used with a biphase encoding (FM or Manchester) which guarantees a data transition every bit. DPLL can be used with NRZI encoding when using SDLC/HDLC mode because that mode guarantees a transition every 6 bits.

### **Preamble with DPLL**


When a data signal is not continuously driven a preamble before each SDLC/HDLC frame is recommended to allow the DPLL to synchronize. Below is a list of suggested preamble patterns for different serial encodings:

Serial Encoding	Preamble Pattern
HDLC_ENCODING_NRZI_SPACE (NRZI)	HDLC_PREAMBLE_PATTERN_ZEROS
HDLC_ENCODING_BIPHASE_MARK (FM1)	HDLC_PREAMBLE_PATTERN_ZEROS
HDLC_ENCODING_BIPHASE_SPACE (FM0)	HDLC_PREAMBLE_PATTERN_ONES
HDLC ENCODING BIPHASE LEVEL (Manchester)	HDLC PREAMBLE PATTERN 01

### FREQUENCY SYNTHESIZER

Some models of SyncLink hardware have a programmable frequency synthesizer. The output of the synthesizer may be used as the base clock for the adapter. The synthesizer device is part number ICS307-3 manufactured by Integrated Device Technology (idt.com).

Below is an overview of the connection to the serial controller. The synthesizer reference clock is a fixed frequency clock source (oscillator or crystal). The synthesizer is programmed through an SPI interface connected to GPIO pins on the serial controller. Another GPIO pin selects between the fixed frequency clock source and the synthesizer. Refer to the Hardware User's Guide for your SyncLink device for the exact connections, GPIO assignments and type of fixed frequency clock source (oscillator or crystal).



The GPIO pins are controlled using the GPIO calls of the serial API as described in the GPIO section of this document. Sample code for programming the frequency synthesizer is included in the mgapi\c\samples\fsynth directory of the SDK.

Frequency synthesizer programming consists of a 132 bit word. For a description of the fields of the word, refer to the device datasheet for the ICS307-3 from idt.com. The 132 bit word is calculated by the Versaclock 2 Windows software provided by idt.com based on desired output values and error tolerances.

Note: Versions of Versaclock later than 2 do not support the ICS307-3 device. Contact idt.com for the older Versaclock 2 software required to program this device.

Values calculated by Versaclock can be copied to the Windows clipboard and then pasted into the sample fsynth.c program. The clipboard value requires manual formatting for use by the sample code. Below are instructions for calculating a value and using it with the sample code.

- 1. Run Versaclock 2 software and click Select Part Number
- 2. Select ICS307-03-Clock for SyncLink GT2e/GT4e cards or ICS307-03-xtal for SyncLink USB
- 3. Click the Continue button
- 4. Select Manual Pin Assignment from the Options menu

You should see three lines in the "Outputs" section labeled 8, 12, 14 SyncLink GT2e/GT4e uses pin 8 (CLK1) line SyncLink USB uses pin 14 (CLK3) line

- 5. In Ref freq (MHz) edit box type: 14.7456
- 6. Leave Vdd pull down list set to 3.3V
- 7. On the appropriate line (pin 8 or pin 14) in **Outputs** section, enter two values:

Desired MHz: desired clock rate in MHz

**Error ppm**: use 100ppm (default for standard oscillators)

- 8. Click the Calculate button near bottom of window
- 9. Results appear in **Actual MHz** and **Error ppm** fields in Outputs section.

Verify the calculated error is within the specified range. If not, try generating a frequency that is a multiple of the desired rate and use the serial controller BRG to divide that for use.

- 10. Click the **Prog. word to Clipboard** button near the bottom of window.
- 11. Paste the result into the fsynth.c file near an existing table entry for the table associated with your SyncLink device type (gt4e table for GT2e/GT4e or usb table for USB).

Example: for 32.768MHz output on the SyncLink GT2e/GT4e card the clipboard value is: 08001400D8A0000000000000001F9FE2

12. Divide clip board value into 4 32-bit hex values of 8 digits each, with the 5th value a single digit:

```
08001400D8A0000000000000001F9FE2 becomes 08001400, D8A00000, 00000000, 0001F9FE, 2
```

13. Format the values into a table of 5 32-bit values for use as a C language array initializer. The final digit is the most significant digit of a 32-bit value.

```
{0x08001400, 0xD8A00000, 0x00000000, 0x0001F9FE, 0x20000000}
```

14. Use the array initializer from the previous step to create a table entry for the desired frequency and place it in the table.

Once the frequency synthesizer has been programmed, it retains that value until reprogrammed or power is lost.

After programming the frequency synthesizer and selecting the synthesizer output as the base clock, use the serial API to inform the driver of the new value. The driver uses this value to calculate BRG and DPLL divisors.

```
rc = MgslSetOption(dev, MGSL OPT CLOCK BASE FREQ, 32768000);
```

This call needs to be made for every port on the adapter.

# WINDOWS COMMUNICATION API (COM PORT MODE)

SyncLink serial devices support the Windows Communication API used with standard, asynchronous serial ports (COM ports). This allows SyncLink devices to work with programs that operate with standard COM ports using the Windows Communication API. Access the Windows Communication API using an alternate, API specific name for a SyncLink device as described in the following section. The Windows Communication API is described in the Windows Software Development Kit (SDK) available from Microsoft. Only asynchronous serial communications are available when using the Windows Communication API. HDLC or other synchronous protocols require the MicroGate Serial API.

#### **Device Names**

SyncLink devices have a name used with the MicroGate Serial API. Single port devices use MGHDLCx, where x is the device instance number (MGHDLC1, MGHDLC2, etc). Devices with multiple ports use MGMPxPy, where x is the device instance number and y is the port number. The MicroGate Serial API name is displayed in the Windows Device Manager.

SyncLink devices have an alternate name for use with the Windows Communication API. Single port devices use MGCx, where x is the device instance number (MGC1, MGC2, etc). Devices with multiple ports use MCxy, where x is the device instance number and y is the port number. MC11 = device 1, port 1. MC12 = device 1, port 2. The Windows Communication API device name does not appear in the Windows device manager, as it is an API specific alias of the actual device.

Both device names are created when a SyncLink device and drivers are installed. Normally, only one of the two device names should be in use, with the open name controlling the hardware. Both names may be used at the same time to auto-dial an SDLC link using asynchronous AT modem commands. When both names are open, the Windows Communication API name controls the hardware until DTR is negated in the Windows Communication API. This behavior allows an SDLC program to operate using the MicroGate Serial API, with an independent Windows Communication API program sending asynchronous AT commands to setup the link. When setup completes, the Windows Communication API program drops DTR or closes the port, returning control of the hardware to the SDLC program.

Sample code demonstrating the use of a SyncLink device with the Windows Communication API is located in the c\samples\commapi directory of the MicroGate Serial API development package.