

TWO-STAGE DUAL-CHANNEL HEADPHONE AMPLIFIER

William Knoff, Ethan Lin

ABSTRACT

We developed a two-stage, dual-channel audio amplifier targeted for the Sennheiser HD650 headphones with 300Ω impedance and 98 mW/dB sensitivity. HSPICE testing demonstrates that it meets the expected design specifications for gain, 3dB midband, input & output impedance, noise, and power output. Measurements made on a soldered version of our design match up with expectations.



DESIGN

Our functional design is a two-stage amplifier consisting of a voltage gain stage and a unity-gain buffer stage. The voltage gain stage uses an OPA1656 op-amp and a negative feedback loop to achieve a closed loop voltage gain of 11.8. The second stage utilizes a BUF634A to decrease output impedance and increase current to the load. We implemented a high pass filter between the input and the op-amp, ensuring the midband starts at 18Hz, and a low pass filter between the op-amp and the buffer, capping the midband at 25Khz. Our design has capacitors in the positive and negative power supply lines for both chips to filter out high-frequency noise from the power supply and help stabilize the circuit from fluctuations that occur in real-life operation.

We chose the OPA1656 for our voltage gain stage due to its dual channels, low noise, and low distortion. For our unity-gain buffer we use the BUF634A, which is high-speed, high-current, and has a resistor-adjustable bandwidth. It has a low output impedance of $<5\Omega$ and a wide-bandwidth mode (210MHz) which we enabled. Both chips have a power supply range from $\pm 2.25V$ to $\pm 18V$ which accommodates for the 9v bolt batteries we used for the positive and negative lines.

We soldered the functional design to a perfboard for measurements. However, we also designed a three-band equalizer in HSPICE that we were unable to implement in real life due to time constraints. The EQ design allows for the adjustment of the bass ($<72Hz$), mid (72Hz - 3.4KHz), and treble ($>3.4KHz$). The equalizer works by utilizing a low pass, high pass, and band-pass filter to allow attenuation of each band, thus changing the ratio of each band in the frequency response.

SCHEMATICS



NETLISTS

```

1 .SUBCKT DUT in out vdd vss 1 .SUBCKT EQ IN OUT BASS=0.5 MID=0.5 TREBLE=0.5
2
3 * Include our op-amps 2
4 .include 'OPA1656.hsp' 3 * Include the potentiometer
5 .include 'buf634a_a.hsp' 4 .INCLUDE 'POT.hsp'
6
7 * Resistors 5
8 Rsig in N1 100 6 * High pass filter (Treble)
9 R1 N2 0 100k 7 C6 IN E1 0.47u
10 R2 N3 0 12k 8 R4 E1 0 100
11 R3 N3 N41 100k 9 X1 0 E1 E2 POT VALUE=10k SET='TREBLE'
12 Rlp N41 N42 1k 10 R2 E2 OUT 100k
13
14 * Capacitors 11
15 Chp N1 N2 88n 12 * Band-Pass filter (Mid)
16 C1plus vdd 0 0.1u 13 C7 IN E3 10u
17 C2plus vdd 0 100u 14 R5 E3 0 220
18 C3plus vdd 0 0.1u 15 R8 E3 E4 100
19 Clp N42 0 6.4n 16 C9 E4 0 0.47u
20
21 C1minus vss 0 0.1u 17 X2 0 E4 E5 POT VALUE=10k SET='MID'
22 C2minus vss 0 100u 18 R1 E5 OUT 100k
23 C3minus vss 0 0.1u 19
24
25 * Op-Amps 20 * Low Pass Filter (BASS)
26 X1 N2 N3 vdd vss N41 OPA1656 21 R6 IN E6 220
27 X2 N42 out vdd vss BUF634A 22 C8 E6 0 10u
28
29 .ENDS DUT 23 X3 0 E6 E7 POT VALUE=10k SET='BASS'
24 R10 E7 OUT 100k
25
26 .ENDS EQ 26
27

```

```

1 * Define the potentiometer subcircuit
2 .SUBCKT POT 1 T 2 VALUE=10K SET=0.5
3 RT 1 T 'VALUE*(1-SET)+.001'
4 RB T 2 'VALUE*SET+.001'
5 .ENDS POT

```


Fig 1. Amplifier Netlist

Fig 2. Equalizer (EQ) Netlist

Fig 3. Potentiometer Netlist (in EQ)

SIMULATION ANALYSIS



Test 1a yielded the following results: **gain_mid= 9.2505 at= 100.0000k** which indicates an appropriate gain from the first stage. Test 1b demonstrates the 3dB bandwidth of 18Hz-25KHz. Midband gain is 8.29.



Tests 2 indicates that the input impedance, $100\text{k}\Omega$, exceeds the desired value of $10\text{k}\Omega$. Test 3 indicates that the output impedance, 3.9Ω , is below the desired threshold of 5Ω . Test 4 results show that output power (188mW) is above the required 100mW . However, the I_{SS} peak is slightly above the desired value.

$z_{\text{in}} 1\text{k} = 100.1185\text{k}$	$z_{\text{out}} 1\text{k} = 3.9288$	$\text{vout_peak} = 3.5949$ at = 1.2539m
$z_{\text{in}} 5\text{k} = 100.1034\text{k}$	$z_{\text{out}} 5\text{k} = 3.9348$	from = 1.0000m to = 2.0000m
$z_{\text{in}} 10\text{k} = 100.1075\text{k}$	$z_{\text{out}} 10\text{k} = 3.9386$	$\text{vout_pp} = 6.9542$ from = 1.0000m to = 2.0000m
$z_{\text{in}} 15\text{k} = 100.1075\text{k}$	$z_{\text{out}} 15\text{k} = 3.9386$	$\text{pout_rms} = 188.9099\text{m}$
$z_{\text{in}} 20\text{k} = 100.1114\text{k}$	$z_{\text{out}} 20\text{k} = 3.9406$	$\text{idd_avg} = -41.6653\text{m}$ from = 1.0000m to = 2.0000m
		$\text{iss_avg} = 38.0003\text{m}$ from = 1.0000m to = 2.0000m
		$\text{idd_peak} = -117.6288\text{m}$ at = 1.2540m
		from = 1.0000m to = 2.0000m
		$\text{iss_peak} = 110.2651\text{m}$ at = 1.7536m
		from = 1.0000m to = 2.0000m

Test 5 shows that our circuit operates with low total harmonic distortion of -89dB . This is lower than the maximum threshold of -60dB .



MEASURED RESULTS

When we tested our soldered design using 9v batteries, a signal generator, and an oscilloscope, we recorded the following results. 3dB bandwidth: 18Hz - 25KHz with a midband gain of 8.1. The input impedance was $101\text{k}\Omega$ and the output impedance was 3.95Ω . The output power reached 171mW RMS. Our THD was measured to be -82dB. The discrepancy in output power is likely because our simulated I_{SS} exceeds the value achievable by 9v batteries, leading to attenuated output power in real life. The THD is also slightly greater than simulated, likely due to human error in soldering and imperfections in the audio cable and jacks.