COMS31700 Design Verification:

Block-level Case Study

with a demonstration of Formal Verification

Kerstin Eder


(Acknowledgement: I gratefully acknowledge the support from Cadence who provide the licenses for the Forma Verification Tool demonstration. Special thanks also to Anton Klotz from the Cadence Academic Network.)





Case Study


Specification
Verification Plan
Directed Testing
(Code Coverage)
Functional Coverage
Assertion-based Verification
Formal Property Checking



Specification


FIFO DUV as for ABV session

Example DUV Specification - Inputs



- Inputs:
 - wr indicates valid data is driven on the data_in bus
 - data_in is the data to be pushed into the DUV
 - rd pops the next data item from the DUV in the next cycle
 - clear resets the DUV

Example DUV Specification - Outputs



- Outputs:
 - data_out_valid indicates that valid data is driven on the data_out bus
 - data_out is the data item requested from the DUV
 - empty indicates that the DUV is empty
 - full indicates that the DUV is full

DUV Specification

- High-Level functional specification of DUV
 - The design is a FIFO.
 - Reading and writing can be done in the same cycle.
 - Data becomes valid for reading one cycle after it is written.
 - No data is returned for a read when the DUV is empty.
 - Clearing takes one cycle.
 - During clearing read and write are disabled.
 - Inputs arriving during a clear are ignored.
 - The FIFO is 8 entries deep.

Verification Plan

Those who fail to plan, plan to fail.

The Verification Plan

- Functions to be verified:
 - For each level in the design hierarchy, list all the functions that will be verified at that level.
 - In particular, identify corner cases for the design.
- Methods of verification:
 - Define which verification methods to use, e.g. simulation (directed or random), formal, etc.
- · Completion criteria:
 - Define the measurements/metrics that indicate that verification is complete.
 - In particular, define coverage models and targets
- · Resources required (people) and schedule details:
 - Integrate the verification plan into the overall design plan and estimate the cost of verification.
- Required tools:
 - List the software and hardware necessary to perform verification.

The Verification Plan

- Functions to be verified:

unctions to be verified:
- For each level in the design verified at that level.

Verification Plans are "live" documents. They change as our understanding of the DUV increases.

- In particular, identify corner
- Methods of verification:
 - Def irected or The Verification Plan is the
- Specification Comp Def
 - for the Verification Process – In p
- Resources required (people) and schedule details:
 - Integrate the verification plan into the overall design plan and estimate the cost of verification
- Required tools:
 - List the software and hardware necessary to perform verification.

Test Scenarios Matrix - Basic

Test #	Description				
1.1	Check the write functionality				
1.2	Check the read functionality	Develop a Test Scenarios Matrix			
1.3	Check the reset functionality	for our Case			
1.4	Check	Study DUV.			

NOTE: "Check that X" should be read as "Create a scenario that allows checking X".

- These generic tests should be broken to more specific tests

 - Test case 1.1.1: Check write when empty
 Test case 1.1.2: Check write when full
 - Test case 1.1.3: Check write during reset

White Box View **DUV** Implementation

Implementation based on a circular buffer nxt_wr and nxt_rd pointers indicate where the next entry will be written to or read from. data_counter indicates the number of valid data items in the FIFO. Complex control logic for pointers and counter.

Functional Coverage

Cross-Product Functional Coverage

[O Lachish, E Marcus, S Ur and A Ziv. Hole Analysis for Functional Coverage Data. In proceedings of the 2002 Design Automation Conference (DAC), June 10-14, 2002, New Orleans, US.]

A cross-product coverage model is composed of the following parts:

- A semantic description of the model (story)
- 2. A list of the attributes mentioned in the story
- 3. A set of all the possible values for each attribute (the attribute value domains)
- 4. A list of restrictions on the legal combinations in the cross-product of attribute values

15

FIFO Cross Product Coverage Model

- From a "White Box" verification perspective:
 - The FIFO is implemented using a circular buffer.
 - The circular buffer implementation is based on the following control signals:
 - nxt_rd, nxt_wr, data_counter
 - These signals are used to control the data flow and also the empty and full signals.
 - Verification Plan:
 - "Interactions of read and write transactions can create complex and unexpected conditions. All combinations need to be verified to gain confidence in the correctness of the FIFO."
- This is the story.


16


FIFO Cross Product Coverage Model

- Attributes relevant to the coverage model:
 - nxt_rd, nxt_wr, data_counter, empty, full signals
- Attribute value domains:
 - nxt_rd ∈ {0,1,2,3,4,5,6,7}
 - $\ \, nxt_wr \in \{0,1,2,3,4,5,6,7\}$
 - data_counter ∈ {0,1,2,3,4,5,6,7,8}
 - $\hspace{0.1cm} empty \hspace{0.1cm} \varepsilon \hspace{0.1cm} \{0,1\}$
 - full € {0,1}
- Full coverage space:
 - 8*8*9*2*2 = 2304 coverage tasks
 - Format: (nxt_rd, nxt_wr, data_counter, empty, full)
 - Find some legal and some illegal examples


FIFO Cross Product Coverage Model


- Attributes relevant to the coverage model:
 - nxt_rd, nxt_wr, data_counter, empty, full signals
- Attribute value domains:
 - nxt_rd ∈ {0,1,2,3,4,5,6,7}
 - nxt_wr ∈ {0,1,2,3,4,5,6,7}
 - data_counter ϵ {0,1,2,3,4,5,6,7,8} empty ϵ {0,1}
 - empty ∈ {0– full ∈ {0,1}
- Full coverage space:
 - 8*8*9*2*2 = 2304 coverage tasks
 - Format: (nxt_rd, nxt_wr, data_counter, empty, full)
 - Find some legal and some illegal examples






Constraint Pseudo Random Test Generation







Test Scenarios Matrix – Advanced Topic Test # Description 2.1 Data is not modified 2.2 Data is not lost Data checking 2.3 Data is not duplicated 2.4 Data order is maintained 2.3 Reading and writing at the same time 2.3.1 2.3.2 Corner cases

Topic	Test #	# Description			
Data checking	2.1	Data is not modified			
	2.2	Data is not lost			
	2.3	Data is not duplicated			
	2.4	Data order is maintained			
	2.3	Reading and writing at the same time			
	2.3.1				
Corner cases	2.3.2				

Test Scenarios Matrix – Advanced								
Topic	Test #	Description						
	2.1	Data is not modifie	These make interesting functional					
Data	2.2	Data is not lost						
checking	2.3	Data is not duplica	coverage sc	enarios.				
	2.4	Data order is main	tained					
	2.3	Reading and writing at the same time						
	2.3.1	Reading and writing at the same time when empty						
Corner	2.3.2	Reading and writin	g at the same time w	hen full	How?			
cases		at the same time as clearing						
Should we rely on random generation by constraining stimulus to make these rare events happen more often?								
					27			

Bug Hunting


Given the following bug...

- Concurrent reading from and writing to FIFO
 - Should the data counter change its value?

Given the following bug...

- Concurrent reading from and writing to FIFO
 - $\boldsymbol{-}$ ok, the data counter should not change its value
 - $\boldsymbol{\mathsf{-}}$ unless reading from and writing to the same data slot
 - this only happens when the FIFO is
 - empty: When the FIFO is empty and there is a write at the same time as a read (from empty), then the read should be ignored.
 - full: When the FIFO is full and there is a read at the same time as a write, then the write (to full) should be ignored.
 - But the logic that controls the value of the data counter does not distinguish these special cases.
 - What do we need to do to find these bugs?

Read/Write when FIFO is empty The City Dave Great States of these typic Large Island State and State and



ABV

FIFO DUV as for ABV session

Revision - Properties of the DUV

Black box view:

An invariant property.


- Empty and full are never asserted together.
- After clear the FIFO is empty.
- After writing 8 data items the FIFO is full.
- Data items are moving through the FIFO unchanged in terms of data content and in terms of data order.
- No data is duplicated.
- No data is lost.
- data_out_valid only for valid data, i.e. no x's in data.


34

Revision - Properties of the DUV


- White box view:
 - The value range of the read and write pointers is between 0 and 7.
 - The data_counter ranges from 0 to 8.
 - The data in the FIFO is not changed during a clear.
 - For each valid read the read pointer is incremented.
 - For each valid write the write pointer is incremented.
 - Data is written only to the slot indicated by nxt_wr.
 - Data is read only from the slot indicated by nxt_rd.
 - When reading and writing the data_counter remains unchanged provided the DUV is neither empty nor full.


Property Formalization







Formal Property Checking







Formal Property Checking Properties of a design are formally proven or disproved. • Used to check for generic problems or violations of user-defined properties of the behaviour of the design. • Usually employed at higher levels of abstractions. • Properties are derived from the specification. (interpretation step) • Properties are expressed as formulae in some (temporal) logic. Interpretation Property Formalization Interpretation Property Formalization Properties (Assertions)





The Role of Formal Property Checking Property Checking is the most common form of high-level formal verification used in practice. Property checking is fully automatic. Requires the properties to be written It performs exhaustive verification of the design wrt the specified - It provides proofs and can demonstrate the absence of bugs. A counterexample is presented for failed properties. Used for critical, well specified parts of the design Cache coherence protocols, Bus protocols, Interrupt controllers Formal Methods can suffer from capacity limits There are tried and trusted techniques to overcome these: Start with narrow focus on block level, work up towards higher levels in the design hierarchy turning assertions into assumptions Restrict property checking to work over finite small time windows Limit environment behaviour by strengthening constraints · Case splits over a set of properties, partitioning and black boxing





How do you know you've encoded the property right?

- Keep properties and sequences simple.
 - Build complex properties from simple, short properties
 - Peer review properties you write.



- If the property fails, you can investigate the counterexample:
 - Is it reachable or not?
- But if the property succeeds, how do you know whether you've encoded the property right?

Formal Property Checking


- Property checking tools can formally verify assertions.
 - Basic properties (visualize):
 - Basic functionality
 - Range checks
 - Re-use SV Assertions as properties (check):
 - Empty and full are never asserted together.
 - · After clear the FIFO is empty.
 - On empty after one write the FIFO is no longer empty.
 - Understanding counterexamples:
 - Debug a failed property

Note: • Closely related to functional coverage.

Link from env_constraints to simulation assertions.

Formal Property Checking

- Jasper DEMO
 - Formal verification of selected FIFO properties from ABV



How big is Exhaustive?

- Consider simulating a typical CPU design
 - 500k gates, 20k DFFs, 500 inputs 70 billion sim cycles,

 - running on 200 linux boxes for a week
 - How big: 2³⁶ cycles
- Consider formally verifying this design
- Input sequences: cycles 2^(inputs-state) = 2²⁰⁵⁰⁰
 What about X's: 2¹⁵⁰⁰⁰ (5,000 X-assignments + 10,000 non-reset DFFs)
 How big: 2²⁰⁵⁰⁰ cycles (2¹⁵⁰⁰⁰ combinations of X is not significant here!)
- That's a big number!
 - Cycles to simulate the 500k design:
- Cycles to formally verify a 32-bit adder:
- Number of stars in universe:
- Number of atoms in the universe
- Possible X combinations in 500k design:
- Cycles to formally verify the 500k design:

(70 billion) 2⁶⁴ (18 billion billion)

270 2260 (10^{78}) (10⁴⁵¹⁵ x 3) (106171)

Summary

- Block-level Case Study
 - Specification
 - Verification Plan - Directed Testing
 - (Code Coverage)
 - Functional Coverage Assertion-based Verification
 - Formal Property Checking



- No single method is adequate to cover a whole design in practice.
 - Carefully select the verification methods that maximize ROI.
 - Complement simulation with formal: Integrated approach

Merry Christmas and a Happy New Year



Why red wine is so important for Christmas

