

COMS31700 Design Verification:

Block-level Case Study

with a demonstration of Formal Verification

Kerstin Eder

(Acknowledgement: I gratefully acknowledge the support from Cadence who provide the licenses for the Formal Verification Tool demonstration. Special thanks also to Anton Klotz from the Cadence Academic Network.)




Case Study

Specification
Verification Plan
Directed Testing
(Code Coverage)
Functional Coverage
Assertion-based Verification
Formal Property Checking

Case Study: FIFO DUV

- Remember that the FIFO DUV is part of a larger unit which in turn is part of a larger system.
- The demo is focused on the verification of the FIFO at block level only.




3

Specification

FIFO DUV as for ABV session


Example DUV Specification - Inputs



- Inputs:
 - wr indicates valid data is driven on the data_in bus
 - data_in is the data to be pushed into the DUV
 - rd pops the next data item from the DUV in the next cycle
 - clear resets the DUV

5

Example DUV Specification - Outputs



- Outputs:
 - data_out_valid indicates that valid data is driven on the data_out bus
 - data_out is the data item requested from the DUV
 - empty indicates that the DUV is empty
 - full indicates that the DUV is full

6

DUV Specification

- High-Level functional specification of DUV
 - The design is a FIFO.
 - Reading and writing can be done in the same cycle.
 - Data becomes valid for reading one cycle after it is written.
 - No data is returned for a read when the DUV is empty.
 - Clearing takes one cycle.
 - During clearing read and write are disabled.
 - Inputs arriving during a clear are ignored.
 - The FIFO is 8 entries deep.

7

Verification Plan

Those who fail to plan, plan to fail.

The Verification Plan

- Functions to be verified:
 - For each level in the design hierarchy, list all the functions that will be verified at that level.
 - In particular, identify corner cases for the design.
- Methods of verification:
 - Define which verification methods to use, e.g. simulation (directed or random), formal, etc.
- Completion criteria:
 - Define the measurements/metrics that indicate that verification is complete.
 - In particular, define coverage models and targets.
- Resources required (people) and schedule details:
 - Integrate the verification plan into the overall design plan and estimate the cost of verification.
- Required tools:
 - List the software and hardware necessary to perform verification.

9

The Verification Plan

- Functions to be verified:
 - For each level in the design hierarchy, list all the functions that will be verified at that level.
 - In particular, identify corner cases for the design.
- Methods of verification:
 - Define which verification methods to use, e.g. simulation (directed or random), formal, etc.
- Completion criteria:
 - Define the measurements/metrics that indicate that verification is complete.
 - In particular, define coverage models and targets.
- Resources required (people) and schedule details:
 - Integrate the verification plan into the overall design plan and estimate the cost of verification.
- Required tools:
 - List the software and hardware necessary to perform verification.

Verification Plans are "live" documents. They change as our understanding of the DUV increases.

The Verification Plan is the Specification for the Verification Process

10

Test Scenarios Matrix - Basic

Test #	Description
1.1	Check the write functionality
1.2	Check the read functionality
1.3	Check the reset functionality
1.4	Check ...

Develop a Test Scenarios Matrix for our Case Study DUV.

NOTE: "Check that X" should be read as "Create a scenario that allows checking X".


- These generic tests should be broken to more specific tests
 - Test case 1.1.1: Check write when **empty**
 - Test case 1.1.2: Check write when **full**
 - Test case 1.1.3: Check write during **reset**
 - ...

11

White Box View DUV Implementation

Example DUV Implementation

- Implementation based on a circular buffer
 - `nxt_wr` and `nxt_rd` pointers indicate where the next entry will be written to or read from.
 - `data_counter` indicates the number of valid data items in the FIFO.
 - Complex control logic for pointers and counter.



13

Functional Coverage

Cross-Product Functional Coverage

[O Lachish, E Marcus, S Ur and A Ziv. Hole Analysis for Functional Coverage Data. In proceedings of the 2002 Design Automation Conference (DAC), June 10-14, 2002, New Orleans, US.]

A **cross-product coverage model** is composed of the following parts:

1. A **semantic description** of the model (**story**)
2. A list of the **attributes** mentioned in the story
3. A set of all the **possible values** for each attribute (**the attribute value domains**)
4. A **list of restrictions** on the **legal combinations** in the cross-product of attribute values

15

FIFO Cross Product Coverage Model

- From a “White Box” verification perspective:
 - The FIFO is implemented using a circular buffer.
 - The circular buffer implementation is based on the following control signals:
 - `nxt_rd`, `nxt_wr`, `data_counter`
 - These signals are used to control the data flow and also the empty and full signals.
 - **Verification Plan:**
 - “Interactions of read and write transactions can create complex and unexpected conditions. All combinations need to be verified to gain confidence in the correctness of the FIFO.”
- This is the **story**.

16

FIFO Cross Product Coverage Model

- Attributes** relevant to the coverage model:
 - `nxt_rd`, `nxt_wr`, `data_counter`, empty, full signals
- Attribute value domains:**
 - `nxt_rd` $\in \{0, 1, 2, 3, 4, 5, 6, 7\}$
 - `nxt_wr` $\in \{0, 1, 2, 3, 4, 5, 6, 7\}$
 - `data_counter` $\in \{0, 1, 2, 3, 4, 5, 6, 7, 8\}$
 - empty $\in \{0, 1\}$
 - full $\in \{0, 1\}$
- Full coverage space:**
 - $8 \times 8 \times 9 \times 2 \times 2 = 2304$ **coverage tasks**
 - Format: (`nxt_rd`, `nxt_wr`, `data_counter`, empty, full)
 - Find some legal and some illegal examples

17

FIFO Cross Product Coverage Model

- Attributes** relevant to the coverage model:
 - `nxt_rd`, `nxt_wr`, `data_counter`, empty, full signals
- Attribute value domains:**
 - `nxt_rd` $\in \{0, 1, 2, 3, 4, 5, 6, 7\}$
 - `nxt_wr` $\in \{0, 1, 2, 3, 4, 5, 6, 7\}$
 - `data_counter` $\in \{0, 1, 2, 3, 4, 5, 6, 7, 8\}$
 - empty $\in \{0, 1\}$
 - full $\in \{0, 1\}$
- Full coverage space:**
 - $8 \times 8 \times 9 \times 2 \times 2 = 2304$ **coverage tasks**
 - Format: (`nxt_rd`, `nxt_wr`, `data_counter`, empty, full)
 - Find some legal and some illegal examples

18

FIFO Cross Product Coverage Model

- Attributes relevant to the coverage model:
 - nxt_rd, nxt_wr, data_counter, empty, full signals
- Attributes relevant to the coverage model:
 - Legal Coverage Tasks:
 - (0,0,0,1,0)
 - (2,2,8,0,1)**
 - (3,7,4,0,0)
 - Illegal Coverage Tasks:
 - (0,0,0,1,1)
 - (1,1,4,0,0)**
 - (1,5,0,1,1)
- Full coverage space:
 - $8 \times 8 \times 9 \times 2 \times 2 = 2304$ coverage tasks
 - Format: (nxt_rd, nxt_wr, data_counter, empty, full)
 - Find some legal and some illegal examples

19

FIFO Cross Product Coverage Model


- Restrictions
 - data_counter is only important when $\text{nxt_rd} = \text{nxt_wr}$ so that one can tell the difference between empty and full
 - 64 combinations of nxt_rd and nxt_wr
 - 56 cases are for $\text{nxt_rd} \neq \text{nxt_wr}$, so 8 cases are for $\text{nxt_rd} = \text{nxt_wr}$
 - one set of 8 is for $\text{data_counter} = 0$, so one set of 8 is for $\text{data_counter} = 8$, so empty and full are not both asserted at the same time
- Revised format of coverage model:
 - (nxt_rd, nxt_wr, empty, full)
 - total size of coverage space: $8 \times 8 \times 2 \times 2 = 256$ coverage tasks
 - Encode assumptions into properties
 - Only $56 + 8 + 8 = 72$ coverage tasks are legal and meaningful.
- It is worth noting the close link of the above coverage model to the properties for formal verification.

Defining meaningful functional coverage requires design understanding and engineering skill.

20

Constraint Pseudo Random Test Generation

Advanced TB Architecture



22

Test Scenarios Matrix – Advanced

Topic	Test #	Description
Data checking	2.1	Data is not modified
	2.2	
	2.3	
	2.4	

23

Test Scenarios Matrix – Advanced

Topic	Test #	Description
Data checking	2.1	Data is not modified
	2.2	Data is not lost
	2.3	Data is not duplicated
	2.4	Data order is maintained

Basic scoreboard functionality.

24

Test Scenarios Matrix – Advanced

Topic	Test #	Description
Data checking	2.1	Data is not modified
	2.2	Data is not lost
	2.3	Data is not duplicated
	2.4	Data order is maintained
Corner cases	2.3	Reading and writing at the same time
	2.3.1	
	2.3.2	
	...	
	...	

25

Test Scenarios Matrix – Advanced

Topic	Test #	Description
Data checking	2.1	Data is not modified
	2.2	Data is not lost
	2.3	Data is not duplicated
	2.4	Data order is maintained
Corner cases	2.3	Reading and writing at the same time
	2.3.1	
	2.3.2	
	...	
	...	

26

Test Scenarios Matrix – Advanced

Topic	Test #	Description
Data checking	2.1	Data is not modified
	2.2	Data is not lost
	2.3	Data is not duplicated
	2.4	Data order is maintained
Corner cases	2.3	Reading and writing at the same time
	2.3.1	Reading and writing at the same time when empty
	2.3.2	Reading and writing at the same time when full
 at the same time as clearing
	...	

These make interesting functional coverage scenarios.

How?

Should we rely on random generation by constraining stimulus to make these rare events happen more often?

27

Bug Hunting

Given the following bug...

- Concurrent reading from and writing to FIFO
 - Should the data counter change its value?


29

Given the following bug...

- Concurrent reading from and writing to FIFO
 - ok, the data counter should not change its value
 - unless reading from and writing to the same data slot
 - this only happens when the FIFO is
 - empty**: When the FIFO is empty and there is a write at the same time as a read (from empty), then the read should be ignored.
 - full**: When the FIFO is full and there is a read at the same time as a write, then the write (to full) should be ignored.
 - But the logic that controls the value of the data counter does not distinguish these special cases.
 - What do we need to do to find these bugs?**


30

Read/Write when FIFO is empty



31

Read and Write when FIFO is full



32

ABV

FIFO DUV as for ABV session

Revision - Properties of the DUV

Black box view:

- Empty and full are never asserted together.
- After clear the FIFO is empty.
- After writing 8 data items the FIFO is full.
- Data items are moving through the FIFO unchanged in terms of data content and in terms of data order.
- No data is duplicated.
- No data is lost.
- data_out_valid only for valid data, i.e. no x's in data.

An invariant property.

34

Revision - Properties of the DUV

White box view:

- The value range of the read and write pointers is between 0 and 7.
- The data_counter ranges from 0 to 8.
- The data in the FIFO is not changed during a clear.
- For each valid read the read pointer is incremented.
- For each valid write the write pointer is incremented.
- Data is written only to the slot indicated by next_wr.
- Data is read only from the slot indicated by next_rd.
- When reading and writing the data_counter remains unchanged provided the DUV is neither empty nor full.

35

Property Formalization

Formalization of key DUV Assertions

System Verilog Assertions (SVA) for:

- Empty and full are never asserted together.

```
property not_empty_and_full;
@ (posedge clk) !(empty && full);
endproperty
assert property (not_empty_and_full);
```

Assertions can be monitored during simulation.

- After clear the FIFO is empty.

```
property empty_after_clear;
@ (posedge clk) (clear ==> empty==1);
endproperty
assert property (empty_after_clear);
```

Assertions can also be used for formal property checking.

- On empty after one write the FIFO is no longer empty.

```
property not_empty_after_write_on_empty;
@ (posedge clk) (empty && wr ==> !empty);
endproperty
assert property (not_empty_after_write_on_empty);
```

37

Formalization of key DUV Assertions

System Verilog Assertions (SVA) for:

- Empty and full are never asserted together.

```
property not_empty_and_full;
@ (posedge clk) !(empty && full);
endproperty
assert
```

Assertions can be monitored during simulation.

- After c

```
property empty_after_clear;
@ (posedge clk) (clear ==> empty==1);
endproperty
assert
```

Assertions can also be used for formal property checking.

- On empty after one write the FIFO is no longer empty.

```
property not_empty_after_write_on_empty;
@ (posedge clk) (empty && wr ==> !empty);
endproperty
assert property (not_empty_after_write_on_empty);
```

38

Corner case properties

- FIFO empty:** When the FIFO is empty and there is a write at the same time as a read (from empty), then the read should be ignored.

```
property empty_write_ignore_read;
@ (posedge clk) {empty && wr && rd ==>
data_counter == $past(data_counter)+1};
endproperty
assert property (empty_write_ignore_read);
cover property (empty_write_ignore_read);
```


- FIFO full:** When the FIFO is full and there is a read at the same time as a write, then the write (to full) should be ignored.

```
property full_read_ignore_write;
@ (posedge clk) {full && rd && wr ==>
data_counter == $past(data_counter)-1};
endproperty
assert property (full_read_ignore_write);
cover property (full_read_ignore_write);
```

39

Formal Property Checking

Functional Verification Approaches



41

Formal Property Checking

Properties of a design are formally proven or disproved.

- Used to check for generic problems or violations of user-defined properties of the behaviour of the design.
- Usually employed at **higher levels** of abstractions.

Give a reconvergence model for formal property checking!


A reconvergence model is a conceptual representation of the verification process. It helps us understand **what** is being verified.

42

Formal Property Checking

Properties of a design are formally proven or disproved.

- Used to check for generic problems or violations of user-defined properties of the behaviour of the design.
- Usually employed at **higher levels** of abstractions.
- Properties** are derived from the specification. (interpretation step)
- Properties** are expressed as formulae in some (temporal) logic.




43

Formal Property Checking


Properties of a design are formally proven or disproved.

- Used to check for generic problems or violations of user-defined properties of the behaviour of the design.
- Usually employed at **higher levels** of abstractions.
- Properties** are derived from the specification. (interpretation step)
- Properties** are expressed as formulae in some (temporal) logic.
- Checking** is typically performed on a Finite State Machine model of the design.
 - This may be the **RTL**.



44

Simulation vs Functional Formal Verification



[B. Wile, J.C. Goss and W. Roesner, "Comprehensive Functional Verification - The Complete Industry Cycle", Morgan Kaufman, 2005]


45

The Role of Formal Property Checking

- Property Checking is the most common form of high-level formal verification used in practice.
 - Property checking is fully automatic.
 - Requires the properties to be written.
 - It performs exhaustive verification of the design **wrt the specified properties**.
 - It provides proofs and can demonstrate the absence of bugs.
 - A **counterexample** is presented for failed properties.
 - Used for critical, well specified parts of the design
 - Cache coherence protocols, Bus protocols, Interrupt controllers
- Formal Methods can suffer from **capacity limits**
 - There are tried and trusted techniques to overcome these:
 - Start with narrow focus on block level, work up towards higher levels in the design hierarchy turning assertions into assumptions
 - Restrict property checking to work over finite small time windows.
 - Limit environment behaviour by strengthening constraints.
 - Case splits over a set of properties, partitioning and black boxing.


46

Outcomes of Formal Property Checking



47


Outcomes of Formal Property Checking



48

How do you know you've encoded the property right?

- Keep properties and sequences simple.
 - Build complex properties from simple, short properties
 - **Peer review properties you write.**
 - **If the property fails,**
you can investigate the counterexample:
 - Is it reachable or not?
- **But if the property succeeds, how do you know whether you've encoded the property right?**



49

-
- A cartoon illustration of a detective. He is an older man with a large, bulbous nose, a grey beard, and a grey cap. He is wearing a yellow trench coat with black buttons and a black belt. He is holding a large magnifying glass over his right eye, making it appear very large. The background is white.

Formal Property Checking

- Note:**
- Closely related to functional coverage.
 - Link from [env_constraints](#) to simulation assertions.

Formal Property Checking

-
- The screenshot shows the Intel Quartus II ProFitter Manager interface. The top toolbar includes buttons for Design, Run, and various analysis tools. The main window is divided into several panes:
- Design Hierarchy:** Shows a block diagram of the design.
 - Properties Panel:** Displays properties for the selected component, including "Resource Utilization" and "Power Analysis".
 - Resource Utilization Table:** A table showing the utilization of various resources. The table has columns for "Index", "Index", "FID", "Unit", "Status", "Time", "Memory (Bytes)", "Programs", and "Fused".
 - Power Graph:** A line graph showing "Power (mW)" on the Y-axis (0.0 to 0.8) versus "Time (ns)" on the X-axis (0.0 to 0.8). The graph shows a power consumption curve that rises sharply around 0.4 ns and then levels off.
- The Resource Utilization Table contains the following data:
- | Index | Index | FID | Unit | Status | Time | Memory (Bytes) | Programs | Fused |
|-------|-------|-----|------|--------|------|----------------|----------|-------|
| 0 | 0 | 0 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 1 | 1 | 1 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 2 | 2 | 2 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 3 | 3 | 3 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 4 | 4 | 4 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 5 | 5 | 5 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 6 | 6 | 6 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 7 | 7 | 7 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 8 | 8 | 8 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 9 | 9 | 9 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 10 | 10 | 10 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 11 | 11 | 11 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 12 | 12 | 12 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 13 | 13 | 13 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 14 | 14 | 14 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 15 | 15 | 15 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 16 | 16 | 16 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 17 | 17 | 17 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 18 | 18 | 18 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 19 | 19 | 19 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 20 | 20 | 20 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 21 | 21 | 21 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 22 | 22 | 22 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 23 | 23 | 23 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 24 | 24 | 24 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 25 | 25 | 25 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 26 | 26 | 26 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 27 | 27 | 27 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 28 | 28 | 28 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 29 | 29 | 29 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 30 | 30 | 30 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 31 | 31 | 31 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 32 | 32 | 32 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 33 | 33 | 33 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 34 | 34 | 34 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 35 | 35 | 35 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 36 | 36 | 36 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 37 | 37 | 37 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 38 | 38 | 38 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 39 | 39 | 39 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 40 | 40 | 40 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 41 | 41 | 41 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 42 | 42 | 42 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 43 | 43 | 43 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 44 | 44 | 44 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 45 | 45 | 45 | ns | ns | 0.0 | 0.0 | 0.0 | 0.0 |
| 46 | 46 | 46 | ns | | | | | |

How big is Exhaustive?

- Simulasaurus

Summary

-
- The diagram illustrates the hardware architecture of the proposed system. It is organized into several functional blocks and stages:
- Input/Control Stage:** Includes the *Coresight Debug Access Port*, *Profiling Watchdog Block*, and *Dual-instruction stage* (highlighted with a red circle). The dual-instruction stage feeds into the *Register Renamer* and *Branch Predictor*.
 - Processing Stage:** The *Register Renamer* and *Branch Predictor* feed into the *ALU*, *FP/NEON*, and *Address* blocks. The *ALU* and *FP/NEON* blocks are connected to the *G0 with lock steps*.
 - Memory and Prediction Stage:** The *Address* block feeds into the *Memory System*. The *Memory System* is connected to the *Auto-predictor*, which in turn feeds into the *Load-Store Unit*, *Store Buffer*, and *Data Cache*.
 - Output/Trace Stage:** The *Load-Store Unit*, *Store Buffer*, and *Data Cache* are connected to the *pL1* and *Program Trace Unit*.

- Merry Christmas and a Happy New Year**



54

