Introduction to **Design Verification** COMS31700

Kerstin Eder

Design Automation and Verification





Welcome to COMS31700

- Lecturer and Unit Director
 - Kerstin EDER
 - Department of Computer Science
 - Room 3.25 MVB
 - Kerstin.Eder@bristol.ac.uk
 - Office hours:
 - Talk to me or arrange a meeting after any of our lectures
 - Alternatively, just come to my office.
 - Email may not get you a timely response, sorry.
- Lecture notes, exercises and assignments are/will be on Blackboard
- Comments and feedback are always welcome

COMS31700 Unit Details

- Lectures (weeks 1 12, but not week 8)
 - Please check your timetable, at the moment:
 - Tuesday (1h) 11:00 11:50 in QB 1.68
 - Tuesday (2h) 14:00 15:50 in MVB 1.11
- Practical Work (weeks 1 12)
 - You are expected to invest at least 2h per week into practical work.
 - On demand
 - DV scheduled lab, MVB 2.11, Wednesdays 14:00 for 50 min
 DV help session on demand, Thursdays 17:00-17:50, MVB 1.11/QB1.7 (W4)

 - Teaching Assistants: Ed Nutting and Dave McEwan
- Assessment

Deadlines are in SAFE!

- 2 assignments (25% due in week 4/5, 25% due in week 10/11/12)
- individual feedback session and assignment review seminar
- Option to obtain "feed forward" up to 5 days before the deadling
- 1 exam (50% in January)

Literature and Study Resources

- Writing Testbenches: Functional Verification of HDL Models by Janick Bergeron. Second Edition, Kluwer, 2003
- Comprehensive Functional Verification by Bruce Wile, John Goss and Wolfgang Roesner. Elsevier, 2005
- verificationacademy.com
- In addition:
 - Lecture slides and on-line tutorials on COMS31700 web page
 - On-line documentation of ModelSim/Questa Simulator and SpecMan Elite
 - Watch the unit web page for further supplementary literature.

[Credits: Parts of the lecture notes contain material from the book "Comprehensive Functional Verification" by Bruce Wile etail, the book "Writing Testbenches, Functional Verification of HDL Modes" by Janick Bergeron, the book "The Verifica Hardware Description Language" by Donald Thomas and from lecture sides developed at BMI by Avi Ziv and Jaron Wolfstal), the University of Pritisburgh, Penn State University, North Carolina State University and Onlo State University. The HDL for the assignments has been developed at BMI.

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the technical background plus some of the practical skills expected from a professional Design Verification Engineer.

Pre-/Co-requisites: programming experience

On successful completion of this unit, you will be able to:

- understand the complexities and limits of verification;
- carry out functional verification and determine its
- set appropriate verification goals, select suitable verification methods and assess the associated risks:
- compile a verification plan that fits into the flow of a design project.

- Introduction: What is Verification? What is a Testbench? Verification Flow and Tools including basic Verilog HDL coding
- Verification cycle, methodology and plan including coverage Simulation-based Verification: Stimulus Generation and Checking

Unit Outline

- Assertion-based Verification (ABV)
- Advanced Testbench Design Methodology with SpecMan Elite
- (Functional Formal Verification and Property Checking)

- Exercise 1: Evita Verilog interactive tutorial (do @ home asap)
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- A1, weeks 2-6: Verification of calculator design with ModelSim/Questa Exercise 3: How to collect Code Coverage with ModelSim/Questa
- Exercise 4: Introduction to SpecMan Elite
- A2, weeks 7-11: Advanced testbench design with SpecMan Elite

What is **Design Verification?**

What is Design Verification?

"Design Verification is the process used to gain confidence in the correctness of a design w.r.t. the requirements and specification."

Types of verification:

- Functional verification
- Timing verification
- What about performance?

Verification vs Validation

- Verification:
 - Confirms that a system has a given input / output behaviour, sometimes called the transfer function of a system.
- Validation:
 - Confirms that the system's transfer functions results in the intended system behaviour when the system is employed in its target environment, e.g. as a component of an embedded system.
- Validation is sometimes used when verification is meant.

Why is Verification important?

 Verification is the single biggest lever to effect the triple constraints:

- A high quality track record preserves revenue and reputation.
 Ideally a team can establish a "right-first-time" track record.

Cost

- Fewer revs through the development/fabrication process means lower costs.
- Respinning a chip costs hundreds of thousands of £/\$/€

 the associated lost opportunity costs.


Timing/Schedule


- Fewer revs through the development/fabrication process means faster time-to-market.
- Respinning a chip costs 6-8 weeks at least


All about Bugs *


Types of bugs How are bugs introduced? How can bugs be found?

Why do Designs have Bugs?























Increasing Verification Productivity

Need to minimise verification time e.g. by using:

- Parallelism: Add more resources
- Abstraction:
 - Higher level of abstraction (i.e. C vs Assembly)
- This often means a reduction of control!
- **Automation:**
 - Tools to automate standard processes
 - Requires standard processes/methodology.
 - Usually a variety of functions, interfaces, protocols, and transformations must be verified.
 - Not all (verification) processes can be automated.

Productivity improvements drive early problem discovery!



Cost of Bugs to IP companies


- IP business model means ARM is not impacted by immediate re-spin costs
- BUT...
 - The ARM partners are shipping >6B units per year (2011)
 - The potential impact to business partners is MASSIVE!
 - Support burden, debug and maintenance overhead
 Cost of lost opportunity for client and for ARM


 - Potential for loss of credibility and reputation
 Credibility impact translates to opportunity impact
 Frosion of product integrity due to limitations of metal fixes
 - Critical bugs may quickly escalate to Exec level between ARM and ARM's partners
 - Remember the Intel FDIV bug!
 - http://en.wikipedia.org/wiki/Pentium_FDIV_bug

 Bugs are a reality perfect verification is a myth.

 What matters is the ARM response.

Verification in the IC Design Process






Role of Verification in IC Design


IC design process is complex:


- Engineers need to balance conflict of interest:
 - Tight time-to-market constraints vs. increasing design complexity
- Aim: "Right-first-time" design, "correct-by-construction"
- More and more time-consuming to obtain acceptable level of confidence in correctness of design!
- design time << verification time
 - Remember: Verification does not create value!
 - But it preserves revenue and reputation!
 - Up to 70% of design effort can go into verification.
 80% of all written code is often in the verification environment.
 - Properly staffed design teams have dedicated verification engineers.
 - In some cases verification engineers outnumber designers 2:1.


28




What are you going to verify?











Equivalence Checking Inputs F G Conceptually, we are asking the question: "Is there an input vector such that the output of the XOR gate can be "1"? 35

Cost of Verification Necessary Evil Always takes too long and costs too much. As number of bugs found decreases, cost and time of finding remaining ones increases. So when is verification done? (Will investigate this later!) Remember: Verification does not generate revenue! Yet indispensable To create revenue, design must be functionally correct and provide benefits to customer. Proper functional verification demonstrates trustworthiness of the design. Right-first-time designs demonstrate professionalism and "increase" reputation of design team.

36

Verification is similar to	statistical	hypothesi	s testing
Hypothesis "under test" is: The design is functionally correct.			
	Good Design (no bugs in design)	Bad Design (buggy design)	
Bugs found			
No Bugs found			
			37





• What is Design Verification? - Why do we care? - Verification vs validation • Bugs - Sources of bugs - Cost of bugs - Importance of Design Verification • Impact of increasing design complexity - ITRS - Shrinking time to market windows - Increasing Productivity • The chip design process - Where does Verification "fit"? • Reconvergence Models - Help us identify what is being verified