

Document Number UM029-14

Date Issued

2017-02-08



Copyright Notice

Copyright © 2010–2017 Andes Technology Corporation. All rights reserved.

AndesCoreTM, AndeShapeTM, AndeSightTM, AndESLiveTM, AndeSoftTM, AndeStarTM and Andes Custom ExtensionTM are trademarks owned by Andes Technology Corporation. All other trademarks used herein are the property of their respective owners.

This document contains confidential information of Andes Technology Corporation. Use of this copyright notice is precautionary and does not imply publication or disclosure. Neither the whole nor part of the information contained herein may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Andes Technology Corporation.

The product described herein is subject to continuous development and improvement; information herein is given by Andes in good faith but without warranties.

This document is intended only to assist the reader in the use of the product. Andes Technology Corporation shall not be liable for any loss or damage arising from the use of any information in this document, or any incorrect use of the product.

Contact Information

Should you have any problems with the information contained herein, please contact Andes Technology Corporation

 $by\ email\ support@andestech.com$

or online website https://es.andestech.com/eservice/

for support giving:

- the document title
- the document number
- the page number(s) to which your comments apply
- a concise explanation of the problem

General suggestions for improvements are welcome.



Revision History

Rev.	Revision Date	Revised Content and Revised Chapter/Section	
V1.4	2017/2/8 e	 Clarified the operations of FNMADDx, FNMSUBx. Clarified the non-trapped IVO result of FMADDx, FMSUBx, FNMADDx, and FNMSUBx. Clarified the non-trapped IVO result of FADDx, FSUBx, FMULx, FDIVx, FSQRTx. Added section 5.1.1. Added N15/D15 FPU latency table. (Sec 5.2) 	
V1.3	2013/12/2	Fixed typos. (Sec 2.3, 7)	
V1.2	2011/12/9	 Added a dsb instruction requirement for the FMTCSR instruction. Added encoding table and notes. (Sec 4.1) 	
V1.1	2011/2/11	Typo corrections. (Sec 3.1, 3.2)	
V1.0	2010/1/29	Initial Release	



Table of Contents

COPYI	RIGHT NOTICE	I
	ACT INFORMATION	
REVIS	SION HISTORY OFFICIAL	п
LIST O	of tables Release	VII
LIST O	OF FIGURES.	IX
1. IN	NTRODUCTION	1
1.1.	ARCHITECTURE REGISTERS DEFINED FOR FPU ISA EXTENSION	1
1.	1.1. General purpose floating-point registers	1
1.	1.2. Other registers	
1.2.	FLOATING-POINT DATA FORMAT	4
1.2	2.1. Floating-point data types	4
1.2	2.2. Denormalized Number	6
1.2	2.3. Zeros	6
1.2	2.4. Infinities	6
1.2	2.5. NaNs	7
1.3.	IEEE ROUNDING MODES	8
1.4.	FLOATING-POINT EXCEPTIONS	9
1.4	4.1. IEEE Standard Required Exceptions	9
1.4	4.2. Simultaneous Generation of Multiple IEEE Floating-point Exceptions	
1.4	4.3. Non-IEEE Standard Required Exceptions	
1.5.	Non-IEEE Flush-to-Zero Mode	14
2. Fl	LOATING POINT INSTRUCTION SUMMARY	16
2.1.	ARITHMETIC INSTRUCTIONS	16
2.2.	COMPARE INSTRUCTIONS	17
2.3.	COPY AND MOVE RELATED INSTRUCTIONS	19
2.4.	LOAD AND STORE INSTRUCTIONS	21
2.5.	DATA FORMAT CONVERSION INSTRUCTIONS	23
3. Fl	LOATING POINT DETAILED INSTRUCTION DESCRIPTION	25
3.1.	INSTRUCTIONS COMMON TO BOTH SP AND DP EXTENSIONS	26
F	CPYSD (Floating-point Copy Sign Double-precision)	27
FI	LD (Floating-point Load Double-precision Data)	28
FI	LDI (Floating-point Load Double-precision Data Immediate)	
Fl	LS (Floating-point Load Single-precision Data)	32



FLSI (Floating-point Load Single-precision Data Immediate)	34
FMFCFG (Floating-point Move From Configuration register)	36
FMFCSR (Floating-point Move From FPCSR)	
FMFDR (Floating-point Move From Double-precision FR)	38
FMFSR (Floating-point Move From Single-precision FR)	40
FMTCSR (Floating-point Move To FPCSR)	41
FMTDR (Floating-point Move To Double-precision FR)	
FMTSR (Floating-point Move To Single-precision FR)	44
FSD (Floating-point Store Double-precision Data)	45
FSDI (Floating-point Store Double-precision Data Immediate)	47
FSS (Floating-point Store Single-precision Data)	49
FSSI (Floating-point Store Single-precision Data Immediate)	51
3.2. INSTRUCTIONS WHEN BOTH SP AND DP EXTENSIONS EXIST	53
FS2D (Floating Point Convert From SP To DP)	54
FD2S (Floating Point Convert From DP To SP)	56
3.3. SINGLE PRECISION EXTENSION INSTRUCTIONS	58
FABSS (Floating-point Absolute Single-precision)	60
FADDS (Floating-point Addition Single-precision)	62
FCMOVNS (Floating-point Conditional Move on Not Zero Single-precision)	65
FCMOVZS (Floating-point Conditional Move on Zero Single-precision)	67
FCMPxxS (Floating Point Compare Single-precision)	69
FCPYNSS (Floating-point Copy Negative Sign Single-precision)	74
FCPYSS (Floating-point Copy Sign Single-precision)	76
FDIVS (Floating-point Divide Single-precision)	
FLS (Floating-point Load Single-precision Data)	81
FLSI (Floating-point Load Single-precision Data Immediate)	82
FMADDS (Floating-point Multiply and Add Single-precision)	83
FMULS (Floating-point Multiplication Single-precision)	87
FMFSR (Floating-point Move From Single-precision FR)	89
FMSUBS (Floating-point Multiply and Subtraction Single-precision)	90
FMTSR (Floating-point Move To Single-precision FR)	94
FNMADDS (Floating-point Negate Multiply and Add Single-precision)	95
FNMSUBS (Floating-point Negate Multiply and Subtraction Single-precision)	99
FS2SI (Floating Point Convert To Signed Integer from Single)	
FS2UI (Floating Point Convert To Unsigned Integer from Single)	
FSI2S (Floating-point Convert From Signed Integer Single-precision)	
FSQRTS (Floating-point Square Root Single-precision)	
FSS (Floating-point Store Single-precision Data)	111



F_{s}	SSI (Floating-point Store Single-precision Data Immediate)	112
F_{s}	SUBS (Floating-point Subtraction Single-precision)	113
F	UI2S (Floating-point Convert From Unsigned Integer Single-precision)	116
3.4.	DOUBLE PRECISION EXTENSION INSTRUCTIONS	118
F	ABSD (Floating-point Absolute Double-precision)	120
F	ADDD (Floating-point Addition Double-precision)	122
F	CMOVND (Floating-point Conditional Move on Not Zero Double-precision)	
F	CMOVZD (Floating-point Conditional Move on Zero Double-precision)	127
F	CMPxxD (Floating Point Compare Double-precision)	129
F	CPYNSD (Floating-point Copy Negative Sign Double-precision)	134
F	D2SI (Floating Point Convert To Signed Integer from Double)	
F	D2UI (Floating Point Convert To Unsigned Integer from Double)	
F	DIVD (Floating-point Divide Double-precision)	140
F	MADDD (Floating-point Multiply and Add Double-precision)	
F	MSUBD (Floating-point Multiply and Subtraction Double-precision)	146
F_{i}	MULD (Floating-point Multiplication Double-precision)	150
F_{i}	NMADDD (Floating-point Negate Multiply and Add Double-precision)	152
F_{i}	NMSUBD (Floating-point Negate Multiply and Subtraction Double-precision)	156
F_{s}	SI2D (Floating Point Convert From Signed Integer Double-precision)	160
	SQRTD (Floating-point Square Root Double-precision)	
	SUBD (Floating-point Subtraction Double-precision)	
F	UI2D (Floating Point Convert From Unsigned Integer Double-precision)	167
4. R	ELATED REGISTER DEFINITIONS	169
4.1.	FLOATING-POINT CONTROL STATUS REGISTER	169
4.2.	FLOATING-POINT CONFIGURATION REGISTER	175
4.3.	ADDITIONAL DEFINITIONS FOR CPU_VER REGISTER	177
4.4.	ADDITIONAL DEFINITIONS FOR ITYPE REGISTER	178
4.5.	FPU AND COPROCESSOR EXISTENCE CONFIGURATION REGISTER	180
4.6.	FPU AND COPROCESSOR ENABLE CONTROL REGISTER	182
5. II	NSTRUCTION LATENCY FOR ANDES FPU IMPLEMENTATIONS	185
5.1.	FPU IMPLEMENTATION FOR N13/N12/N10/D10	185
5.	1.1. Instruction Sequence Penalty Cycles for N10/D10	187
5.2.	FPU IMPLEMENTATION FOR N15/D15	189
6. II	EEE STANDARD COMPLIANCE	191
6.1.	CHOICES FOR IEEE OPTIONS	191
6.	1.1. Supported Format	191

AndeStar™ ISA FPU Extension Manual



7.	FLOA	TING POINT INSTRUCTION ENCODING	193
	6.1.3.	Delivery of Comparison Result	192
	6.1.2.	Underflow Detection	191





List of Tables

TABLE 1. INSTRUCTIONS NOT AFFECTED BY FIZ MODE AND NOT GENERATING DENORM INPUT, UNDERFLOW EXCEPTIONS	S. 15
Table 2. Single-precision arithmetic instructions	16
TABLE 3. DOUBLE-PRECISION ARITHMETIC INSTRUCTIONS	16
TABLE 4. SINGLE-PRECISION COMPARE INSTRUCTIONS	17
Table 5. Double-precision compare instructions	17
Table 6. Copy/Move instructions common to both single-precision and double-precision	19
TABLE 7. SINGLE-PRECISION COPY/MOVE INSTRUCTIONS	19
TABLE 8. DOUBLE-PRECISION COPY/MOVE INSTRUCTIONS	19
TABLE 9. LOAD/STORE INSTRUCTIONS COMMON TO BOTH SINGLE-PRECISION AND DOUBLE-PRECISION	21
Table 10. Double-precision load/store instructions	22
TABLE 11. SINGLE-PRECISION DATA FORMAT CONVERSION INSTRUCTIONS	23
TABLE 12. DOUBLE-PRECISION DATA FORMAT CONVERSION INSTRUCTIONS	23
Table 13. FADDS results	62
Table 14. FCMPEQS results	70
TABLE 15. FCMPLTS RESULTS	71
TABLE 16. FCMPLES RESULTS	71
Table 17. FCMPUNS results	72
Table 18. FDIVS results	78
TABLE 19. FMADDS MULTIPLICATION INTERMEDIATE RESULTS	84
Table 20. FMADDS results	84
TABLE 21. FMULS RESULTS	87
TABLE 22. FMSUBS MULTIPLICATION INTERMEDIATE RESULTS	91
Table 23. FMSUBS results	91
TABLE 24 FNMADDS. MULTIPLICATION INTERMEDIATE RESULTS	96
Table 25. FNMADDS results	96
TABLE 26. FNMSUBS MULTIPLICATION INTERMEDIATE RESULTS	100
Table 27. FNMSUBS results	100
TABLE 28. FSQRTS RESULTS	108
TABLE 29. FSUBS RESULTS.	113
TABLE 30. FADDD RESULTS	122
TABLE 31. FCMPEQD RESULTS	130
TABLE 32. FCMPLTD RESULTS	131
TABLE 33. FCMPLED RESULTS	131
TABLE 34. FCMPUND RESULTS	132
TABLE 35. FDIVD RESULTS	140
TABLE 36. FMADDD MULTIPLICATION INTERMEDIATE RESULTS	143
Table 37. FMADDD results	143

AndeStar™ ISA FPU Extension Manual



TABLE 38. FMSUBD MULTIPLICATION INTERMEDIATE RESULTS	147
TABLE 39. FMSUBD RESULTS	147
TABLE 40. FMULD RESULTS	150
TABLE 41. FNMADDD MULTIPLICATION INTERMEDIATE RESULTS	153
TABLE 42. FNMADDD RESULTS	
TABLE 43. FNMSUBD MULTIPLICATION INTERMEDIATE RESULTS	157
TABLE 44. FNMSUBD RESULTS	
TABLE 45. FSQRTD RESULTS COSE	
TABLE 46. FSUBD RESULTS	164
TABLE 47. N13/N12/N10/D10 FPU INSTRUCTION LATENCY TABLE	186
TABLE 48. CYCLE PENALTY BETWEEN DEPENDENT FLOATING-POINT INSTRUCTIONS	187
TABLE 49. N15/D15 FPU INSTRUCTION LATENCY TABLE	



List of Figures





Typographical Convention Index

Document Element	Font	Font Style	Size	Color
Normal text	Georgia	Normal	12	Black
Command line, source code or file paths	Release	Normal	11	I ndi go
VARIABLES OR PARAMETERS IN COMMAND LINE, SOURCE CODE OR FILE PATHS	LUCI DA CONSOLE	BOLD + ALL- CAPS	11	I NDI GO
Note or warning	Georgia	Normal	12	Red
<u>Hyperlink</u>	Georgia	<u>Underlined</u>	12	Blue



1. Introduction

This section gives an overview of the Andes FP SP/DP V1 extension architecture. The SP extension is for single-precision floating-point data format. The DP extension is for double-precision floating-point data format.

1.1. Architecture Registers Defined For FPU ISA Extension

1.1.1. General purpose floating-point registers

The Andes FP SP V1 extension uses additional 32-bit floating-point registers (FSx) to hold single-precision floating-pint values and performs single-precision floating-point operations on them. The minimum number of the 32-bit single-precision floating-point registers is eight and can be extended up to thirty-two.

The Andes FP DP V1 extension uses additional 64-bit floating-point registers (FDx) to hold double-precision floating-point values and performs double-precision floating-point operations on them. The first sixteen 64-bit floating-point registers are overlapped with the thirty-two 32-bit single-precision floating-point registers when both SP and DP extensions are implemented. The minimum number of the 64-bit double-precision floating-point registers is four and can be extended up to thirty-two. The overlapping format of the single-precision registers and the double-precision registers are illustrated as follows:






Figure 1. Overlapping of single-precision and double-precision floating-point registers

Four configuration options are defined for the number of registers in an implementation:

Configuration #	Meaning
0	8 SP / 4 DP registers
1	16 SP / 8 DP registers
2	32 SP / 16 DP registers
3	32 SP / 32 DP registers

A program compiled for a configuration A can be run on a FPU implementation that implements configuration B without any problem provided that A and B has the following relationships:



Configuration A	Configuration B
0	0, 1, 2, 3
1	1, 2, 3
Officio ²	2, 3
Ullicia ₃	3
Release	

1.1.2. Other registers

Additional registers are defined to hold configuration, control, and status information. They are:

- FPCSR (Floating-Point Control & Status Register): contains rounding modes selection, IEEE floating-point exception trapping enables and cumulative flags. It is a read/write register. It is read using the FMFCSR instruction and is written using the FMTCSR instruction. The updated content of this register and its side effects can be seen by the next floating-point instruction without an intervening DSB instruction. Please see section 4.1for detailed FPCSR definitions.
- FPCFG (Floating-Point Unit Configuration): contains version of FP extension architecture.
 It is a read only register. It is read using the FMFCFG instruction. Please see section 4.2for detailed FPCFG definitions.

Both registers can be accessed by user mode and superuser mode programs.



1.2. Floating-point Data Format

1.2.1. Floating-point data types

The data types provided by Andes FPU are

- Single precision floating-point data type specified by the IEEE standard in SP extension.
- Double precision floating-point data type specified by the IEEE standard in DP extension.

The 32-bit single-precision and 64-bit double-precision floating-point data formats are shown in the following figures:

32-bit single precision floating-point format:

64-bit double precision floating-point format

63	62	52	51	0
S	Exponent (e)			Significand (f)

A normal finite floating-point number of the following form,

$$(-1)^{S} \cdot 2^{e-bias} \cdot 1.b_1b_2...b_{p-1}$$

is represented in the above formats with the following three fields:

- 1. 1-bit sign S
- 2. Biased exponent e = E + bias
- 3. Significand (Fraction) $f = .b_1b_2b...b_{p-1}$

The defined values/parameters of these three components for the single precision and double precision format can be summarized in the following table:



Parameter	Single precision value	Double precision
Bits of precision, p	23 + 1	52 + 1
Representation of b ₀ integer bit	Hidden 1	Hidden 1
Bits for Significand field (f)	23	52
Significand range	[1, 2 - 2-23]	$[1, 2-2^{-52}]$
Bits for Exponent field (e) 350	8	11
Exponent bias	127	1023
Max exponent, E_max	127	1023
(E = e - bias)	(e == 254)	(e = 2046)
Minimum exponent, E_min	-126	-1022
(E = e - bias)	(e == 1)	(e == 1)
Reserved Biased Exponent (e)	0, 255	0, 2047

Reserved biased exponent values are used to encode special values defined in the IEEE 754 standard. These special values are described in the following sections.



1.2.2. Denormalized Number

Denormalized number is a nonzero, but small, floating-point number that cannot be represented in the normalized floating-point number representation described in section 1.2.1The uses of denormalized numbers allow the error effect of underflow to be gradual. Thus such a small floating-point number can now be represented more precisely without rounding to zero. The encodings and representations of Denormalized number in the single-precision and double-precision formats are

- Single precision: e = 0, $f \neq 0$, value = $(-1)^{S} \cdot 2^{-126} \cdot (0.f)$
- Double precision: e = 0, $f \neq 0$, value = $(-1)^{S} \cdot 2^{-1022} \cdot (0.f)$

The FPU hardware supporting of handling Denormalized numbers is implementation-dependent.

1.2.3. Zeros

Two zeros are defined. +0 and -0.

- \bullet +0: S = 0, e = 0, and f = 0
- -0: S = 1, e = 0, and f = 0

1.2.4. Infinities

Two infinities are defined, $+\infty$ and $-\infty$.

- $+\infty$: represents positive numbers which are too big to be represented accurately as normalized numbers
 - Single precision: S = 0, e = 255 (0xFF), and f = 0
 - Double precision: S = 0, e = 2047 (0x7FF), and f = 0
- -∞: represents negative numbers which are too big to be represented accurately as normalized numbers
 - Single precision: S = 1, e = 255 (0xFF), and f = 0
 - Double precision: S = 1, e = 2047 (0x7FF), and f = 0



1.2.5. NaNs

NaN is an abbreviation for "Not a number". It is a symbolic entity encoded in floating-point format to represent values which can be used neither as numerical values nor as infinities.

IEEE standard defines NaN as being:

- Single precision: e = 255 (0xFF), and $f \neq 0$, regardless of S
- Double precision: e = 2047 (0x7FF), and $f \neq 0$, regardless of S

Within the NaN category, there are two types of NaNs.

- Signaling NaNs: they signal the invalid operation exception whenever they appear as operands.
- Quiet NaNs: they propagate through almost every arithmetic operation without signaling exceptions.

IEEE Standard requires each format to contain at least one signaling NaN and at least one quite NaN without specifying the exact parameters to distinguish them. Andes FPU architecture further specifies a rule to distinguish them based on the most significant fraction bit of each format.

- Single precision
 - Signaling NaNs: Bit[22] = 0, the remaining fraction bits can take any value except all zeros, the sign bit can take either value.
 - Quiet NaNs: Bit[22] = 1, the remaining fraction bits can take any value except all zeros, the sign bit can take either value.
- Double precision
 - Signaling NaNs: Bit[51] = 0, the remaining fraction bits can take any value except all zeros, the sign bit can take either value.
 - Quiet NaNs: Bit[51] = 1, the remaining fraction bits can take any value except all zeros, the sign bit can take either value.

When an invalid operation that does not involve NaN input operands has happened without an enabled trap, a new quite NaN needs to be delivered as a default result. Andes FPU architecture defines a default QNaN in each format as follows for this purpose.



Floating-point Format	New QNaN value
Single-precision	0xFFFFFFF
Double-precision	0xFFFFFFFF FFFFFFF

1.3. IEEE Rounding Modes

IEEE standard defines four rounding modes as follows:

Official

- Round to Nearest (Even): This is the default rounding mode. In this mode, the representable value nearest to the infinitely precise result shall be delivered; if the two nearest representable values are equally near, the one with its least significant bit zero (even) shall be delivered. However, an infinitely precise result with magnitude at least $2^{127}(2-2^{-24})$ for SP, or $2^{1023}(2-2^{-53})$ for DP, shall round to ∞ with no change in sign. We will call it RNE rounding mode in the remaining of this document.
- Round towards $+\infty$: Round the result to the value closest to, but not less than the infinitely precise result. We will call it RPI rounding mode in the remaining of this document.
- Round towards -∞: Round the result to the value closest to, but not greater than the infinitely precise result. We will call it RMI rounding mode in the remaining of this document.
- Round towards 0: Round the result to the value closest to, but not greater in magnitude than the infinitely precise result. We will call it RZE rounding mode in the remaining of this document.



1.4. Floating-point Exceptions

1.4.1. IEEE Standard Required Exceptions

The Andes FP SP/DP V1 extension supports all of the five floating-point exceptions defined in the IEEE 754 standard:

- Invalid Operation exception
- Inexact exception
- Overflow exception
- Underflow exception
- Divide by Zero exception

These IEEE exceptions may or may not generate real Andes exception events based on individual exception enable/disable settings in the FPCSR. When an IEEE exception is enabled, we say that the exception is in trapped mode. When an IEEE exception is disabled, we say that the exception is in non-trapped mode. The default trapping behavior is non-trapped mode.

The non-trapped exceptions set individual cumulative flags in the FPCSR while the trapped exceptions do not set the flags. These cumulative exception status flags can only be cleared by executing a FMTCSR instruction.

A trapped exception will set the corresponding exception type bit in the FPCSR register.

Invalid Operation exception

An Invalid Operation exception is happened if neither a numeric value nor infinity is a sensible result of a floating-point operation, and when an operand of a floating-point operation is a signaling NaN. Specifically, the Invalid Operation exception is generated in the following conditions:

- Any operation on a signaling NaN.
- Addition of opposite-signed infinities.
- Subtraction of same-signed infinities.



- Multiplication of 0*infinity.
- Division of 0/0 or infinity/infinity.
- Square roots, whose operands are negative, including minus infinity but excluding -0.
- Conversion of an infinity or NaN to an integer.

When in non-trapped mode, the result is set to QNaN.

Release Inexact exception

An Inexact exception is happened from the following two situations:

- If the rounded result of a floating-point operation is different from the exact un-rounded result.
- If the rounded result of a floating-point operation overflows and the overflow exception is in non-trapped mode.

When in non-trapped mode, the result is the rounded or the overflowed result.

Overflow exception

An Overflow exception is happened if the ideally rounded (with unlimited unbiased exponent range) result of a floating point operation is too big for the largest finite number of the destination format (that is, >127 for single precision or >1023 for double precision).

When in non-trapped mode, the result is based on the rounding mode and the sign of the result as follows:

- RNE rounding mode: $+\infty$ or $-\infty$
- RPI rounding mode: $+\infty$ or largest negative number
- RMI rounding mode: largest positive number or -∞
- RZE: largest positive number or largest negative number

Underflow exception

An Underflow exception is detected based on two conditions. One is the generation of a tiny nonzero result between $\pm 2^{-126}$ for single-precision and $\pm 2^{-1022}$ for double-precision. This is called tininess. The other condition is loss of accuracy during the approximation of the tiny numbers by



denormalized numbers. This is just called loss of accuracy.

When in trapped mode, the underflow exception should be signaled when tininess is detected regardless of loss of accuracy. When in non-trapped mode, the underflow exception should be signaled when both tininess and loss of accuracy are detected.

The detection of tininess can be either "after rounding" or "before rounding". The Andes FPU architecture selects "after rounding" as tininess detection. The detection of loss of accuracy can be due to either "a denormalized loss" or "an inexact result". The Andes FPU architecture selects "inexact" as loss of accuracy detection when an implementation supports arithmetic for denormalized numbers, but selects "denormalized loss" as loss of accuracy detection when there is no support for denormalized numbers.

When there is no support for denormalized numbers, the "inexact" detection of a denormalized result is difficult to perform and the denormalized result will be turned into a result other than the denormalized number itself in non-trapped mode, so selecting "denormalized loss" as loss of accuracy detection is the only choice in this condition.

When in non-trapped mode, the non-trapping result might be zero, denormalized number, or $\pm 2^{-\mathrm{Emin}}$. If an implementation supports arithmetic for de-normalized numbers, the non-trapping result should be a properly rounded de-normalized number. If an implementation does not support arithmetic for de-normalized numbers, then the non-trapping result should be as follows depending on the rounding mode and the sign of the result.

Rounding Mode	When $0 < x < 2^{-\text{Emin}}$	When $-2^{-Emin} < x < 0$
RNE	+0	-0
RPI	2 ^{-Emin}	-0
RMI	+0	-2-Emin
RZE	+0	-0

Divide By Zero exception

A "Divide by Zero" exception occurs if the divisor is zero and the dividend is a finite nonzero number. When no trap happens, the result should be a correctly signed ∞ .



1.4.2. Simultaneous Generation of Multiple IEEE Floating-point Exceptions

Among the five IEEE floating-point exceptions, only INEXACT exception can happen simultaneously with two other exceptions, OVERFLOW and UNDERFLOW. When that happens, the INEXACT exception is subordinate to the primary exception case, OVERFLOW or UNDERFLOW.

Release
The following table lists the correct behave

The following table lists the correct behaviors for the OVERFLOW/INEXACT case under different trap enable conditions.

Trap er	Trap enable bit IEEE exception flag FPU exception type		IEEE exception flag		ption type
Inexact exception (FPCSR.IEXE)	Overflow exception (FPCSR.OVFE)	IEX	OVF	IEXT	OVFT
0	0	1	1	Х	X
0	1	х	х	0	1
1	0	х	1	1	0
1	1	х	Х	0	1

"x" in the above table means "no change". The grayed out entry does not exist in the OVERFLOW/INEXACT case.

The following table lists the correct behaviors for the UNDERFLOW/INEXACT case under different trap enable conditions.



Trap er	Trap enable bit IEEE exception flag FPU exception type		IEEE exception flag		ption type
Inexact exception (FPCSR.IEXE)	Underflow exception (FPCSR.UDFE)	IEX	UDF	IEXT	UDFT
^o Rel	ease	1	1	Х	х
0	1	1	X	0	1
1	0	х	1	1	0
1	0	х	Х	0	1

[&]quot;x" in the above table means "no change".

1.4.3. Non-IEEE Standard Required Exceptions

Andes FPU may generate the following FPU-related exceptions:

- Reserved instruction exception (core-generated):
 This exception happens when any FPU instruction is encountered while the
 FUCOP_EXIST.FPUE register field is 0. This is generated in the Andes core main pipeline.
- FPU disabled exception:
 - This exception happens on FPU instructions when the FUCOP_EXIST.FPUE register field is 1 while FUCOP_CTL.FPUE register field is 0. This is generated in the Andes core main pipeline. Software can use the FUCOP_CTL .FPUE bit and this exception to determine if saving and restoring floating-point register on context switch is necessary or not.
- Reserved instruction exception (FPU-generated):
 For Andes cores that implement only one of SP or DP extensions, any non-SP or non-DP
 FPU instruction will generate this exception. Also, any floating-point register number that is outside the range of [0, Max-1] defined by the FPCFG.FREG field will generate this exception. This exception is generated in the FPU logic.
- Denorm input exception:
 - For Andes FPU hardware that does not support denormalized number handling, the Denorm input exception is generated whenever a denormalized operand is encountered and the required denormalized computation is not supported for FPU arithmetic, data format conversion, and compare instructions when the Flush-to-Zero mode in FPCSR is not turned



on. Please see the result table in the descriptions for each relevant instruction for the exact operand value combinations that can generate this exception.

Once this exception is generated, the Denorm input exception handler will then perform the floating-point operation using the denormalized operand(s) and deliver the result in software. The instructions that do not generate Denorm input exception when encountering a denormalized operand are listed in Table 1.

1.5. Non-IEEE Flush-to-Zero Mode


For Andes hardware that does not support denormalized numbers, the denormalized number handling is done in software through denorm and underflow exceptions. This may cause significant performance slowdown if denormalized numbers are frequently encountered. If denormalized numbers can be treated as zeros for both inputs and outputs without causing any result accuracy problem in an application, an Andes hardware supported Flush-to-Zero mode can be used to speedup the handling of denormalized numbers encountered during the computation. However, this is not IEEE compliant and software must be certain that turning Flush-to-Zero mode on cannot spoil the functionality of an application before using it and the performance is certainly degraded by the denormalized number handling.

In Flush-to-Zero mode, the following non-IEEE compliant behaviors will be performed:

- All denormalized input operands of a floating-point arithmetic instruction will be turned into correctly signed zero before the calculation.
- All denormalized result will be turned into correctly signed zero.
- When Flush-to-Zero mode is enabled, the underflow exception trapping enable bit (FPCSR.UDFE) will be ignored and there will be no trapped underflow exception.
- When Flush-to-Zero mode is enabled, the denorm input exception will not happen.
- When a denormalized result is turned into correctly signed zero, both the underflow exception flag and the inexact exception flag will be set. If the inexact exception trapping enable bit (FPCSR.IEXE) is set, a trapped inexact exception will happen. However, most of the time, the inexact exception will be in non-trapped mode and only the inexact exception flag will be set by hardware. Note that flushing a denormalized input operand will not affect the underflow and the inexact exception flags.



The Flush-to-Zero mode does not affect the denormalized number (in/out) of the following instructions in Table 1.





2. Floating point instruction summary

2.1. Arithmetic Instructions

These instructions generate IEEE 754 exceptions.

Table 2. Single-precision arithmetic instructions

Mnemonic	Instruction	Operation
FADDS fst, fsa, fsb	Add	fst = fsa + fsb
FSUBS fst, fsa, fsb	Subtract	fst = fsa - fsb
FMULS fst, fsa, fsb	Multiply	fst = fsa * fsb
FDIVS fst, fsa, fsb	Divide	fst = fsa / fsb
FSQRTS fst, fsa	Square Root	fst = SquareRoot(fsa)
FMADDS fst, fsa, fsb	Multiply and Add	fst = fst + fsa * fsb
FMSUBS fst, fsa, fsb	Multiply and Subtract	fst = fst - fsa * fsb
FNMADDS fst, fsa, fsb	Negate Multiply and Add	fst = - fst - fsa * fsb
FNMSUBS fst, fsa, fsb	Negate Multiply and Subtract	fst = - fst + fsa * fsb

Table 3. Double-precision arithmetic instructions

Mnemonic	Instruction	Operation
FADDD fdt, fda, fdb	Add	fdt = fda+ fdb
FSUBD fdt, fda, fdb	Subtract	fdt = fda - fdb
FMULD fdt, fda, fdb	Multiply	fdt = fda * fdb
FDIVD fdt, fda, fdb	Divide	fdt = fda / fdb
FSQRTD fdt, fda	Square Root	fdt = SquareRoot(fda)
FMADDD fdt, fda, fdb	Multiply and Add	fdt = fdt + fda * fdb
FMSUBD fdt, fda, fdb	Multiply and Subtract	fdt = fdt - fda * fdb
FNMADDD fdt, fda, fdb	Negate Multiply and Add	fdt = - fdt - fda * fdb
FNMSUBD fdt, fda, fdb	Negate Multiply and Subtract	fdt = - fdt + fda * fdb



2.2. Compare Instructions

Table 4. Single-precision compare instructions

Mnemonic	Instruction	Operation
FCMPEQS fst, fsa, fsb	Compare equal	No exception if fsa/fsb is QNaN fst = (fsa EQ fsb)? 1 : 0
FCMPLTS fst, fsa, fsb	Compare less than	No exception if fsa/fsb is QNaN fst = (fsa LT fsb)? 1 : 0
FCMPLES fst, fsa, fsb	Compare less than or equal	No exception if fsa/fsb is QNaN fst = (fsa LE fsb)? 1:0
FCMPUNS fst, fsa, fsb	Compare unordered	No exception if fsa/fsb is QNaN fst = (fsa UN fsb)? 1 : 0
FCMPEQS.e fst, fsa, fsb	Compare equal	Exception if fsa/fsb is QNaN fst = (fsa EQ fsb)? 1 : 0
FCMPLTS.e fst, fsa, fsb	Compare less than	Exception if fsa/fsb is QNaN fst = (fsa LT fsb)? 1 : 0
FCMPLES.e fst, fsa, fsb	Compare less than or equal	Exception if fsa/fsb is QNaN fst = (fsa LE fsb)? 1 : 0
FCMPUNS.e fst, fsa, fsb	Compare unordered	Exception if fsa/fsb is QNaN fst = (fsa UN fsb)? 1:0

Table 5. Double-precision compare instructions

Mnemonic	Instruction	Operation
FCMPEQD fst, fda, fdb	Company ogual	No exception if fda/fdb is QNaN
FCMPEQD fst, fda, fdb	Compare equal	fst = (fda EQ fdb)? 1:0
FCMPLTD fst, fda, fdb		No exception if fda/fdb is QNaN
FCMFLID ISI, Ida, Idb	Compare less than	fst = (fda LT fdb)? 1 : 0
FCMPLED fst. fda. fdb	Compare less than or equal	No exception if fda/fdb is QNaN
FCMPLED fst, fda, fdb	Compare less than or equal	fst = (fda LE fdb)? 1 : 0



Mnemonic	Instruction	Operation
ECMPHAID CACL CIL	C	No exception if fda/fdb is QNaN
FCMPUND fst, fda, fdb	Compare unordered	fst = (fda UN fdb)? 1 : 0
FCMPEQD.e fst, fda, fdb	Compare equal	Exception if fda/fdb is QNaN
FCMPEQD.e fst, fda, fdb	Compare equal	fst = (fda EQ fdb)? 1 : 0
FCMPLTD.e fst, fda, fdb	Compare less than	Exception if fda/fdb is QNaN
FUMPLID.e ist, ida, idb	Compare less than	fst = (fda LT fdb)? 1 : 0
FCMPLED.e fst, fda, fdb	Compare less than or equal	Exception if fda/fdb is QNaN
rewrled.e ist, ida, idb	Compare less than of equal	fst = (fda LE fdb)? 1 : 0
FCMPUND.e fst, fda, fdb	Compare unordered	Exception if fda/fdb is QNaN
		fst = (fda UN fdb)? 1 : 0



2.3. Copy and Move Related Instructions

These instructions do not generate IEEE 754 exceptions.

Table 6. Copy/Move instructions common to both single-precision and double-precision

Mnemonic Rol	Instruction	Operation
FMFCFG rt	Move from FPCFG	rt = FPCFG
FMFCSR rt	Move from FPCSR	rt = FPCSR
FMTCSR rt	Move to FPCSR	FPCSR = ra
FMFSR rt, fsa	Move from single-precision floating-point register	rt = fsa
FMTSR rt, fsa	Move to single-precision floating-point register	fsa = rt

Table 7. Single-precision copy/move instructions

Mnemonic	Instruction	Operation
FABSS fst, fsa	Absolute value	fst = ABS(fsa)
FCPYSS fst, fsa, fsb	Copy sign	fst = CONCAT(fsb(31),fsa(30,0))
FCPYNSS fst, fsa, fsb	Copy negative sign	fst = CONCAT(NOT(fsb(31)),fsa(30,0))
FCMOVZS fst, fsa, fsb	Conditional move on zero	fst = fsa if (fsb == 0)
FCMOVNS fst, fsa, fsb	Conditional move on not zero	fst = fsa if (fsb != 0)

Table 8. Double-precision copy/move instructions

Mnemonic	Instruction	Operation
FABSD fdt, fda	Absolute value	fdt = ABS(fda)
FCPYSD fdt, fda, fdb	Copy sign	fdt = CONCAT(fdb(63),fda(62,0))
FCPYNSD fdt, fda, fdb	Copy negative sign	fdt = CONCAT(NOT(fdb(63)),fda(62,0))
FCMOVZD fdt, fda, fsb	Conditional move on zero	fdt = fda if (fsb == 0)



Mnemonic	Instruction	Operation
FCMOVND fdt, fda, fsb	Conditional move on not zero	fdt = fda if (fsb != 0)
FMFDR rt, fda Rel	Move from double-precision floating-point register	<pre>if (PSW.BE == 1) { rt.pair.even = fda(63,32); rt.pair.odd = fda(31,0); } else { rt.pair.odd = fda(63,32); rt.pair.even = fda(31,0);</pre>
		}
FMTDR rt, fda	Move to double-precision floating-point register	<pre>if (PSW.BE == 1) { fda(63,32) = rt.pair.even; fda(31,0) = rt.pair.odd; } else { fda(63,32) = rt.pair.odd; fda(31,0) = rt.pair.even; }</pre>



2.4. Load and Store Instructions

Table 9. Load/Store instructions common to both Single-precision and Double-precision

Mnemonic	Instruction	Operation
FLS fst, [ra + (rb << sv)]	Load single-precision data	address = ra + (rb << sv) fst = Word-memory(address)
FLS.bi fst, [ra], (rb << sv)	Load single-precision data with base update	address = ra fst = Word-memory(address) ra = ra + (rb << sv)
FLSI fst, [ra + (imm12s << 2)]	Load single-precision data immediate	address = ra + (imm12s << 2) fst = Word-memory(address)
FLSI.bi fst, [ra], (imm12s << 2)	Load single-precision data immediate with base update	address = ra fst = Word-memory(address) ra = ra + (imm12s << 2)
FSS fst, [ra + (rb << sv)]	Store single-precision data	address = ra + (rb << sv) Word-memory(address) = fst
FSS.bi fst, [ra], (rb << sv)	Store single-precision data with base update	address = ra $Word-memory(address) = fst$ $ra = ra + (rb << sv)$
FSSI fst, [ra + (imm12s << 2)]	Store single-precision data immediate	address = ra + (imm12s << 2) Word-memory(address) = fst
FSSI.bi fst, [ra], (imm12s << 2)	Store single-precision data immediate with base update	address = ra $Word-memory(address) = fst$ $ra = ra + (imm12s << 2)$



Table 10. Double-precision load/store instructions

Mnemonic	Instruction	Operation
FLD fdt, [ra + (rb << sv)]	Load double-precision data	address = ra + (rb << sv) fdt = DWord-memory(address)
FLD.bi fdt, [ra] + (rb<< sv)	Load double -precision data with base update	address = ra $fdt = DWord-memory(address)$ $ra = ra + (rb << sv)$
FLDI fdt, [ra + (imm12s << 2)]	Load double-precision data immediate	address = ra + (imm12s << 2) fdt = DWord-memory(address)
FLDI.bi fdt, [ra], (imm12s << 2)	Load double-precision data immediate with base update	address = ra $fdt = DWord-memory(address)$ $ra = ra + (imm12s << 2)$
FSD fdt, [ra + (rb << sv)]	Store double -precision data	address = ra + (rb << sv) DWord-memory(address) = fdt
FSD.bi fdt, [ra] + (rb << sv)	Store double -precision data with base update	address = ra $DWord-memory(address) = fdt$ $ra = ra + (rb << sv)$
FSDI fdt, [ra + (imm12s << 2)]	Store double -precision data immediate	address = ra + (imm12s << 2) DWord-memory(address) = fdt
FSDI.bi fdt, [ra], (imm12s << 2)	Store double -precision data immediate with base update	address = ra $DWord-memory(address) = fdt$ $ra = ra + (imm12s << 2)$



2.5. Data Format Conversion Instructions

Table 11. Single-precision data format conversion instructions

Mnemonic	Instruction	Operation
FUI2S fst, fsa	Convert unsigned integer to	
	Re single-precision	
FSI2S fst, fsa	Convert signed integer to	
	single-precision	
	Convert single-precision to	
FS2UI fst, fsa	unsigned integer with FPCSR	
	rounding mode	
FS2SI fst, fsa	Convert single-precision to signed	
	integer with FPCSR rounding mode	
	Convert single-precision to	
FS2UI.z fst, fsa	unsigned integer with " $\rightarrow 0$ "	
	rounding mode	
FS2SI.z fst, fsa	Convert single-precision to signed	
	integer with "→ 0" rounding mode	
FS2D fdt, fsa	Convert single-precision to	
	double-precision	

Table 12. Double-precision data format conversion instructions

Mnemonic	Instruction	Operation
FUI2D fdt, fsa	Convert unsigned integer to double-precision	
FSI2D fdt, fsa	Convert signed integer to double-precision	
FD2UI fst, fda	Convert double-precision to unsigned integer with FPCSR rounding mode	



Mnemonic	Instruction	Operation
FD2SI fst, fda	Convert double-precision to signed	
FD251 ISt, Ida	integer with FPCSR rounding mode	
FD2UI.z fst, fda	Convert double-precision to unsigned integer with "→ 0"	
Rel	rounding mode	
FD2SI.z fst, fda	Convert double-precision to signed	
FD231.2 18t, Ida	integer with " \rightarrow 0" rounding mode	
ED9C fot fdo	Convert double-precision to	
FD2S fst, fda	double-precision	



3. Floating point detailed instruction description

- SI(FRa): the data in floating-point register FRa interpreted as Signed Integer.
- UI(FRa): the data in floating-point register FRa interpreted as Unsigned Integer.





3.1. Instructions Common to Both SP and DP extensions

These instructions will be present if either SP or DP extension is implemented.

Instruction	fficial Description
FMFCSR Re	Move from FPCSR
FMTCSR	Move to FPCSR
FMFCFG	Move from FPCFG
FMFSR	Move from single-precision floating-point register
FMTSR	Move to single-precision floating-point register
FLS(.bi)	Load SP floating-point register (with base update)
FLSI(.bi)	Load SP floating-point register immediate (with base update)
FSS(.bi)	Store SP floating-point register (with base update)
FSSI(.bi)	Store SP floating-point register immediate (with base update)

These instructions are in this category to simplify floating-point SP and DP ABIs into a unified ABI.

Instruction	Description
FMFDR	Move from double-precision floating-point register
FMTDR	Move to double-precision floating-point register
FLD(.bi)	Load DP floating-point register (with base update)
FLDI(.bi)	Load DP floating-point register immediate (with base update)
FSD(.bi)	Store DP floating-point register (with base update)
FSDI(.bi)	Store DP floating-point register immediate (with base update)
FCPYSD	DP floating-point copy sign



FCPYSD (Floating-point Copy Sign Double-precision)

Type: 32-Bit floating-point SP or DP V1 extension

For	mat:	Officia	al									
31	30 25	24 20 20	19	15	14	10	9	6	5	4	3	0
0	COP 110101	FDt	ı	FDa		FDb		O11 YSD		0 P0	10 Fl	00 D1

Syntax: FCPYSD FDt, FDa, FDb

Purpose: Generate a floating-point value by copying the sign of a floating-point value in one register to a value in another register.

Description: The sign of the floating-point value in FDb is copied to the floating point value in FDa. The floating point result is written to FDt.

No checking of NaN operands is performed for this instruction.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

$$FDt = CONCAT(FDb(63), FDa(62,0));$$

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Floating Point Exceptions: None

Privilege level: All

Note:

• Move between floating-point registers can be performed with "FCPYSD FDt, FDa, FDa".



FLD (Floating-point Load Double-precision Data)

Type: 32-Bit Floating-point SP or DP extension

Forn	nat:			CCI													
				ffic	ial		FLD										
31	30	25	24	202	92	15	14	10	9 8	8	7	6	5	4	3		0
	O COP			D4	D) L			0)	0	0		0011	
	110	101	Fl	Dί	R	a	K	2b	sv		bi	0	CI	90		FLD	
	FLD.bi																
31	30	25	24	20	19	15	14	10	9 8	8	7	6	5	4	3		0
	COP										1		0	0		0011	

Rb

SV

CP0

FLD

Syntax: FLD FDt, [Ra + (Rb << sv)] FLD.bi FDt, [Ra], (Rb << sv)

110101

FDt

Purpose: To load a 64-bit double-precision floating-point data from memory into a double-precision floating-point register.

Ra

Description: This instruction loads a double-precision floating-point data from the memory into the floating-point register FDt. Two different forms are used to specify the memory address. The regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (Rb << sv) value after the memory load operation.

The memory address has to be double-word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + (Rb << sv);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Release
if (!Word_Aligned(vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(63,0) = Load_Memory(PAddr, DOUBLEWORD, Attributes);
    FDt = Wdata(63,0);
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)
FPU disabled (When the use of FPU is not enabled)
Reserved instruction (Register out-of-range)

Privilege level: All



FLDI (Floating-point Load Double-precision Data Immediate)

Type: 32-Bit Floating-point SP or DP extension

Fori	Format: Official FLDI														
				ffic	cial		FLD	I							
31	30	25	24	20	a 19 e	15	14	13	12	11		0			
	LD	C	151	N 4	Po		0	0	bi		;				
0	0110	010	FI	λ	Ra		CF	0	0		imm12s				
	FLDI,bi														
31	30	25	24	20	19	15	14	13	12	11		0			
	LD	C	171	<u> </u>	D-		0	0	bi		10-				
0	0110	010	FI	Л	Ra		CF	90	1		imm12s				

Syntax: FLDI FDt, [Ra + (imm12s << 2)]

FLDI.bi FDt, [Ra], (imm12s << 2)

Purpose: To load a 64-bit double-precision floating-point data from memory into a double-precision floating-point register.

Description: This instruction loads a double-precision floating-point data from the memory into the floating-point register FDt. Two different forms are used to specify the memory address. The regular form uses Ra + (imm12s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (imm12s << 2) value after the memory load operation.

The memory address has to be double-word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + Sign Extend(imm12s << 2);
If (.bi form) {
  Vaddr = Ra;
} else {
  Vaddr = Addr;
if (!Word_Aligned(Vaddr))
   Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep status == NO EXCEPTION) {
  Wdata(63,0) = Load Memory(PAddr, DOUBLEWORD, Attributes);
  FDt = Wdata(63,0);
   If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Privilege level: All

Note:

Implementation Note: From the coprocessor's point of view, this instruction is equivalent to FLD instruction. So these two instructions can be sent to the coprocessor using the same command encoding.



CP₀

FLS

FLS (Floating-point Load Single-precision Data)

Type: 32-Bit floating-point SP or DP V1 extension

	Forn	nat:															
				0	ffic	ial		FLS									
_	31	30	25	24	202	92	15	14	10	9 8	7	6	5	4	3		0
	0	CO	OP	F	Cı	D		,	1		0		0	0		0010	
	0	110	101	F)	St	R	a	R	b	SV	bi	0	CI	P0		FLS	
-	FLS.bi																
							•	LO.DI									
_	31	30	25	24	20	19	15	14	10	9 8	7	6	5	4	3		0
	•	CO)P		•						1		0	0		0010	

Rb

Syntax: FLS FSt, [Ra + (Rb << sv)] FLS.bi FSt, [Ra], (Rb << sv)

FSt

0

110101

Purpose: To load a 32-bit single-precision floating-point data from memory into a floating-point register.

Ra

Description: This instruction loads a single-precision floating-point data from the memory into the floating-point register FSt. Two different forms are used to specify the memory address. The regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (Rb << sv) value after the memory load operation.

The memory address has to be word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + (Rb << sv);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Release
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    FSt = Wdata(31,0);
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)
FPU disabled (When the use of FPU is not enabled)
Reserved instruction (Register out-of-range)

Privilege level: All



FLSI (Floating-point Load Single-precision Data Immediate)

Type: 32-Bit floating-point SP or DP V1 extension

For	nat:		0	ffic	cial		FLS	I						
31	30	25	24	20	a9e	15	14	13	12	11		0		
	LV	VC	E	7.	D		0	0	bi		. 10			
0	0110	000	FS	Sτ	Ra		CF	20	0		imm12s			
	FLSI.bi													
31	30	25	24	20	19	15	14	13	12	11		0		
	LV	VC	-	7.1	D		0	0	bi		·10-			
0	0110	000	F	Σt	Ra		CF	20	1		imm12s			

Syntax: FLSI FSt, [Ra + (imm12s << 2)] FLSI.bi FSt, [Ra], (imm12s << 2)

Purpose: To load a 32-bit single-precision floating-point data from memory into a floating-point register.

Description: This instruction loads a single-precision floating-point data from the memory into the floating-point register FSt. Two different forms are used to specify the memory address. The regular form uses Ra + (imm12s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (imm12s << 2) value after the memory load operation.

The memory address has to be word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + Sign Extend(imm12s << 2);
If (.bi form) {
  Vaddr = Ra;
} else {
  Vaddr = Addr;
if (!Word Aligned(Vaddr))
   Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep status == NO EXCEPTION) {
  Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
  FSt = Wdata(31,0);
   If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Privilege level: All

Note:

Implementation Note: From the coprocessor's point of view, this instruction is equivalent to FLS instruction. So these two instructions can be sent to the coprocessor using the same command encoding.



FMFCFG (Floating-point Move From Configuration register)

Type: 32-Bit Floating point SP or DP V1 extension

For	rmat:		Officia	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0		COP 110101	Rt	0	0000		000 FG	110 X		O CI	0	00 MF	

Syntax: FMFCFG Rt

Purpose: Move the FPCFG register to a general purpose register.

Description: Transfer the content of FPCFG register to a general purpose register Rt.

Operations:

Rt = FPCFG;

Exceptions: Reserved instruction (When FPU extension is not implemented) FPU disabled (When the use of FPU is not enabled)

Floating Point Exceptions: None

Privilege level: All



FMFCSR (Floating-point Move From FPCSR)

Type: 32-Bit Floating point SP or DP V1 extension

Fori	nat:		Officia	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	COI		Rt	0	0000		001 SR	110 X		O CI			001 FCP

Syntax: FMFCSR Rt

Purpose: Move the FPCSR to a general purpose register.

Description: Transfer the content of FPCSR to a general register Rt.

Operations:

Rt = FPCSR;

Exceptions: Reserved instruction (When FPU extension is not implemented) FPU disabled (When the use of FPU is not enabled)

Floating Point Exceptions: None

Privilege level: All



FMFDR (Floating-point Move From Double-precision FR)

Type: 32-Bit Floating point SP or DP V1 extension

Fori	mat:		Offici	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	COF		Rt		FDa	000	000	00	001	0	0	00	001
	11010)1	100	,	ıDα		000	Г	R	CI	90	MF	FCP

Syntax: FMFDR Rt, FDa

Purpose: Move the content of a 64-bit double-precision floating-point register to two 32-bit even/odd pair of general purpose registers.

Description: Transfer the content of the 64-bit double-precision floating-point register FDa to one even/odd pair of general registers containing Rt. Rt(4,1) determines the even/odd pair group of the two registers. When the data endian is *big*, the even register of the pair contains the high 32-bit of the FDa content and the odd register of the pair contains the low 32-bit of the FDa content. When the data endian is *little*, the odd register of the pair contains the high 32-bit of the FDa content and the even register of the pair contains the low 32-bit of the FDa content.

The floating-point register number is in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

```
If (PSW.BE == 1) {
   [Rt(4,1).0(0)](31,0) = FDa(63,32); // even register
   [Rt(4,1).1(0)](31,0) = FDa(31,0); // odd register
} else {
   [Rt(4,1).1(0)](31,0) = FDa(63,32); // odd register
   [Rt(4,1).0(0)](31,0) = FDa(31,0); // even register
}
```



Exceptions: Reserved instruction (When FPU is not implemented)
FPU disabled (When the use of FPU is not enabled)
Reserved instruction (Register out-of-range)


Floating Point Exceptions: None Release

Privilege level: All



FMFSR (Floating-point Move From Single-precision FR)

Type: 32-Bit Floating point SP or DP V1 extension



Syntax: FMFSR Rt, Fsa

Purpose: Move the content of a 32-bit single-precision floating-point register to a 32-bit general purpose register.

Description: Transfer the content of the 32-bit single-precision floating-point register FSa to a general register Rt.

The floating-point register number is in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

Rt = FSa;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)


Floating Point Exceptions: None

Privilege level: All



FMTCSR (Floating-point Move To FPCSR)

Type: 32-Bit Floating point SP or DP V1 extension



Syntax: FMTCSR Rt

Purpose: Move to the FPCSR from a general purpose register.

Description: Transfer the content of Ra to the FPCSR. A DSB instruction is needed after the FMTCSR instruction in order for the following floating-point instruction to see the updated FPCSR content and its side effects.

Operations:

FPCSR = Rt;

Exceptions: Reserved instruction (When FPU extension is not implemented) FPU disabled (When the use of FPU is not enabled)

Floating Point Exceptions: None

Privilege level: All



FMTDR (Floating-point Move To Double-precision FR)

Type: 32-Bit Floating point SP or DP V1 extension

Fori	mat:		Officia	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	COP 11010		Rt	I	FDa	000	000)01)R	O CI			O1 CCP

Syntax: FMTDR Rt, Fda

Purpose: Move to a 64-bit double-precision floating-point register from two 32-bit even/odd pair of general purpose registers.

Description: Transfer the contents of one even/odd pair of general purpose registers containing Rt to the 64-bit double-precision floating-point register FDa. Rt(4,1) determines the even/odd pair group of the two registers. When the data endian is *big*, the high 32-bit of FDa is from the even register and the low 32-bit of FDa is from the odd register. When the data endian is *little*, the high 32-bit of FDa is from the odd register and the low 32-bit of FDa is from the even register.

The floating-point register number is in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

```
If (PSW.BE == 1) {
  FDa(63,32) = [Rt(4,1).0(0)](31,0); // even register
  FDa(31,0) = [Rt(4,1).1(0)](31,0); // odd register
} else {
  FDa(63,32) = [Rt(4,1).1(0)](31,0); // odd register
  FDa(31,0) = [Rt(4,1).0(0)](31,0); // even register
}
```



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Floating Point Exceptions: None

Privilege level: All Release



FMTSR (Floating-point Move To Single-precision FR)

Type: 32-Bit Floating point SP or DP V1 extension

For	mat:		Offic	cial									
31	30	25	24	20 19	15	14	10	9	6	5	4	3	0
0	CO:		Rt		FSa	00	000		00 R	O CI			01 TCP

Syntax: FMTSR Rt, Fsa

Purpose: Move to a 32-bit single-precision floating-point register from a 32-bit general purpose register.

Description: Transfer the content of Rt to the 32-bit single-precision floating-point register FSa.

The floating-point register number is in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSa = Rt;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Floating Point Exceptions: None


Privilege level: All



FSD (Floating-point Store Double-precision Data)

Type: 32-Bit Floating-point SP or DP extension

Format:



FSD.bi

31	30 25	24 20	19 15	14 10	9 8	7	6	5 4	3 0
СОР		ED#	Do	Dh		1	0	00	1011
0	110101	FDt	Ra	Rb	SV	bi	0	CP0	FSD

Syntax: FSD FDt, $[Ra + (Rb \ll sv)]$

FSD.bi FDt, [Ra], (Rb << sv)

Purpose: To store a 64-bit double-precision floating-point data from a double-precision floating-point register into memory.

Description: This instruction stores a double-precision floating-point data from the floating-point register FDt into the memory. Two different forms are used to specify the memory address. The regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (Rb << sv) value after the memory store operation.

The memory address has to be double-word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + (Rb << sv);
If (.bi form) {
  Vaddr = Ra;
} else {
  Vaddr = Addr
if (!Word_Aligned(Vaddr))
   Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, UserMode, STORE);
If (Excep status == NO EXCEPTION) {
  Ddata = FDt;
  Store_Memory(PAddr, DOUBLEWORD, Attributes, Ddata);
   If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Privilege level: All



FSDI (Floating-point Store Double-precision Data Immediate)

Type: 32-Bit Floating-point SP or DP extension

For	nat:		0	ffic	cial		FSD)				
31	30	25	24	20	age	15	14	13	12	11		0
0	SE	SDC		ED+ D			00	0	bi		imm12s	
	011	011	FDt		Ra		CF	0	0			
							FSD.l	bi				
31	30	25	24	20	19	15	14	13	12	11		0
	SE	OC	151	FDt			0	0	bi		10-	
0	011	011011				011011			СРО		1	imm12s

Syntax: FSDI FDt, [Ra + (imm12s << 2)]

FSDI.bi FDt, [Ra], (imm12s << 2)

Purpose: To store a 64-bit double-precision floating-point data from a double-precision floating-point register into memory.

Description: This instruction stores a double-precision floating-point data from the floating-point register FDt into the memory. Two different forms are used to specify the memory address. The regular form uses Ra + (imm12s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (imm12s << 2) value after the memory store operation.

The memory address has to be double-word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + Sign Extend(imm12s << 2);
If (.bi form) {
  Vaddr = Ra;
} else {
  Vaddr = Addr;
if (!Word Aligned(Vaddr))
   Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, UserMode, STORE);
If (Excep status == NO EXCEPTION) {
  Ddata = FDt;
  Store_Memory(PAddr, DOUBLEWORD, Attributes, Ddata);
   If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Privilege level: All

Note:

Implementation Note: From the coprocessor's point of view, this instruction is equivalent to FSD instruction. So these two instructions can be sent to the coprocessor using the same command encoding.



FSS (Floating-point Store Single-precision Data)

Type: 32-Bit floating-point SP or DP V1 extension

Form	nat:		Offici	ial		FSS										
31	30	25	24 20	192	15	14	10	9	8	7	6	5	4	3		0
0	COP 110101		EC4	Po	D-		o L			0	0	0	0		1010	
			FSt	Ra		Rb		SV		bi	0	Cl	P0		FSS	
	FSS.bi															

31	30 25	24 20	19 15	14 10	9 8	7	6	5 4	3 0
0	COP	EC ₄	D-	DL		1		00	1010
0	110101	FSt	Ra	Rb	SV	bi	0	CP0	FSS

Syntax: FSS FSt, [Ra + (Rb << sv)] FSS.bi FSt, [Ra], (Rb << sv)

Purpose: To store a 32-bit single-precision floating-point data from a floating-point register into memory.

Description: This instruction stores a single-precision floating-point data from the floating-point register FSt into the memory. Two different forms are used to specify the memory address. The regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (Rb << sv) value after the memory store operation.

The memory address has to be word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + (Rb << sv);
If (.bi form) {
  Vaddr = Ra;
} else {
  Vaddr = Addr
if (!Word Aligned(Vaddr))
   Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, UserMode, STORE);
If (Excep status == NO EXCEPTION) {
   Store_Memory(PAddr, WORD, Attributes, FSt);
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)
FPU disabled (When the use of FPU is not enabled)
Reserved instruction (Register out-of-range)

Privilege level: All



FSSI (Floating-point Store Single-precision Data Immediate)

Type: 32-Bit floating-point SP or DP V1 extension

Fori	Format:														
				Hic	cial		FSS]	[
31	30	25	242	20	a ₉ e	15	14	13	12	11		0			
0	SWC		E	ECA			0	0	bi		imm12s				
	0110	001	FSt		Ra		CF	0	0		111111123				
<u> </u>															
							FSSI.	bi							
31	30	25	24	20	19	15	14	13	12	11		0			
	SV	VC	E	FSt			0	0	bi		;19a				
0	011001		F	οι	Ra		СРО		1	imm12s					

Syntax: FSSI FSt, [Ra + (imm12s << 2)]

FSSI.bi FSt, [Ra], (imm12s << 2)

Purpose: To store a 32-bit single-precision floating-point data from a floating-point register into memory.

Description: This instruction stores a single-precision floating-point data from the floating-point register FSt into the memory. Two different forms are used to specify the memory address. The regular form uses Ra + (imm12s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register will be updated with the Ra + (imm12s << 2) value after the memory store operation.

The memory address has to be word-aligned. Otherwise, a Data Alignment Check exception will be generated.



```
Addr = Ra + Sign_Extend(imm12s << 2);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Addr; | Caddr |
}
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, UserMode, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, FSt);
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```

Exceptions: TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection, Page modified, Access bit, TLB VLPT miss, Machine error, Data alignment check, Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (Register out-of-range)

Privilege level: All

Note:

Implementation Note: From the coprocessor's point of view, this instruction is equivalent to FSS instruction. So these two instructions can be sent to the coprocessor using the same command encoding.



3.2. Instructions When Both SP and DP extensions Exist

These instructions will be present if both SP and DP extensions are implemented.

	U	IIICIAI	
Instruct	tion	lease	Description
FS2D		Convert single	-precision to double-precision
FD2S		Convert double	e-precision to single-precision



FS2D (Floating Point Convert From SP To DP)

Type: 32-Bit floating-point SP and DP V1 extension

For	mat:		Officia	al									
31	30	25	24 20 20	19	15	14	10	9	6	5	4	3	0
0	COP		FDt		FSa	00000		1111		00		00	000
	110101		rDt		rsa	FS	32D	F20	OP	CP0		F	S1

Syntax: FS2D FDt, Fsa

Purpose: Convert a single-precision floating-point value to a double-precision floating-point value.

Description: The single-precision floating-point data in FSa is converted to a double-precision floating-point value, rounded based on the rounding mode in the FPCSR register. The result is written to FDt register. This operation is always exact.

The floating-point register numbers (FSa and FDt) are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FDt = ConvertSP2DP(FSa);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When both SP and DP extensions are not implemented,

Register out-of-range)

Denorm input (for non-denorm-support FPU)



Floating Point Exceptions: Invalid operation

Official

Privilege level: All

Note:

• An exception handler can convert a single-precision denormal value into the corresponding double-precision value by adding 896 to the exponent and normalizing.



FD2S (Floating Point Convert From DP To SP)

Type: 32-Bit floating-point SP and DP V1 extension

For	mat:		Officia	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	O COP 110101		FC+		FD ₂	00	000	11	11	0	0	10	00
			110101 FSt FDa		T D a	FD2S		F2OP		CP0		FD1	

Syntax: FD2S FSt, Fda

Purpose: Convert a double-precision floating-point value to a single-precision floating-point value.

Description: The double-precision floating-point data in FDa register is converted to a single-precision floating-point value, rounded based on the rounding mode in the FPCSR register. The result is written to FSt.

The floating-point register numbers (FSt and FDa) are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = ConvertDP2SP(FDa);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When both SP and DP extension is not implemented,

Register out-of-range)

Denorm input (for non-denorm-support FPU)



Floating Point Exceptions: Invalid operation, Overflow, Underflow, Inexact

Privilege level: All





3.3. Single Precision Extension Instructions

These instructions will be present if SP extension is implemented.

Instruction	Micial Description								
FADDS Re	SP floating-point addition								
FSUBS	SP floating-point subtraction								
FMULS	SP floating-point multiplication								
FDIVS	SP floating-point division								
FABSS	SP floating-point absolute value								
FSQRTS	SP floating-point square root								
FCPYSS	SP floating-point copy sign								
FCPYNSS	SP floating-point copy negative sign								
FCMPxxS	SP floating-point compare (no IVO exception on QNAN)								
FCMPxxS.e	SP floating-point compare (IVO exception on QNAN)								
FCMOVZS	SP floating-point conditional move on zero								
FCMOVNS	SP floating-point conditional move on not zero								
FLS(I)(.bi)	Load SP floating-point register (immediate) (with base update)								
FSS(I)(.bi)	Store SP floating-point register (immediate) (with base update)								
FMFSR	Move from SP floating-point register to a general purpose register								
FMTSR	Move to SP floating-point register from a general purpose register								
FUI2S	Convert unsigned integer to SP floating-point								
FSI2S	Convert signed integer to SP floating-point								
FS2UI	Convert SP floating-point to unsigned integer (FPCSR rounding								
F32UI	mode)								
FS2UI.z	Convert SP floating-point to unsigned integer (toward zero								
10201.2	rounding mode)								
FS2SI	Convert SP floating-point to signed integer (FPCSR rounding								
	mode)								

Release



Instruction	Description
FS2SI.z	Convert SP floating-point to signed integer (toward zero rounding mode)

These instructions will be present if SP extension is implemented and FMA option is supported.

Instruction	Description
FMADDS	SP floating-point addition multiply and add
FMSUBS	SP floating-point subtraction multiply and subtract
FNMADDS	SP floating-point negate of "multiply and add"
FNMSUBS	SP floating-point negate of "multiply and subtract"



FABSS (Floating-point Absolute Single-precision)

Type: 32-Bit floating-point SP V1 extension

For	mat:		Officia	al									
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	0 COP 110101		FSt		FSa		0101 ABSS	11 F2			0 P0	00 F:	

Syntax: FABSS FSt, Fsa

Purpose: Compute the absolute value of a single-precision floating-point data.

Description: The absolute value of the single-precision floating-point data in FSa is calculated and written to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

This instruction is non-arithmetic and it does not generate any IEEE 754 exceptions.

Operations:

```
if (FSa <= -0) {
   FSt = -FSa;
} else {
   FSt = FSa;
}</pre>
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register out-of-range)



Floating-point Exceptions: None


Privilege level: All





FADDS (Floating-point Addition Single-precision)

Type: 32-Bit floating-point SP V1 extension



Syntax: FADDS FSt, FSa, FSb

Purpose: Add the single-precision floating-point values in two registers.

Description: The single-precision floating-point value in FSa is added with the single-precision floating-point value in FSb. And the floating-point result is written to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when adding various types of numbers.

Table 13. FADDS results

					F	Sa				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	-∞	-∞	-∞	-∞	-∞	-∞	-∞	IVO	NaNa
	-N	-∞	-F	*	FSb	FSb	*	±F	+∞	NaNa
FSb	-DN	-∞	*	*	*	*	*	*	+∞	NaNa
	-0	-∞	FSa	*	-0	±0	*	FSa	+∞	NaNa
	+0	-∞	FSa	*	±0	+0	*	FSa	+∞	NaNa
	+DN	-∞	*	*	*	*	*	*	+∞	NaNa



				FS	Sa				
+N	-∞	±F	*	FSb	FSb	*	+F	+∞	NaNa
+∞	IVO	+∞	+∞	+∞	+∞	+∞	+∞	+∞	NaNa
NaN	NaNb	NaNc							

- [Release]
- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FSa or a QNaN converted from a SNaN from FSa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FSb or a QNaN converted from a SNaN from FSb by changing its most significant fraction bit from 0 to 1.
- NaNc Means a QNaN converted from
 - A SNaN from FSa or from FSb if FSa is a QNaN
 - A QNaN from FSa if FSb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"When the sum of two operands with opposite signs is exactly zero, the sign of that sum shall be + in all rounding modes except round toward $-\infty$, in which mode that sign shall be -. However, x + x retains the same sign as x even when x is zero."

Operations:

FSt = FSa + FSb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)



Reserved instruction (When SP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All Release



FCMOVNS (Floating-point Conditional Move on Not Zero

Single-precision)

Type: 32-Bit floating-point SP V1 extension

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	cc	P q	E	St	E	Sa	E	Sb	01:	10	0	0	00	00
U	110	101	Г	31	Г,	oa .	Г	ວນ	FCMC	OVNS	CF	20	FS	S1

Syntax: FCMOVNS FSt, FSa, FSb

Purpose: Move the content of a single-precision floating-point register based on a not zero condition stored in a single-precision floating-point register.

Description: If FSb is not integer-zero (Note "integer-zero" means all 32 bits are 0), then move the single-precision floating-point value in FSa to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

This instruction is non-arithmetic and it does not generate any IEEE 754 exceptions.

Operations:

```
If (FSb != 0(31,0)) {
   FSt = FSa;
}
```



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating-point Exceptions: None

Privilege level: All



FCMOVZS (Floating-point Conditional Move on Zero

Single-precision)

Type: 32-Bit floating-point SP V1 extension

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	CO	P	E	St	E	Sa	E	Sb	01	11	0	0	00	00
	1101	01	Г	3 ι	Г.	oa -	Γ,	รม	FCMO	OVZS	CI	20	FS	S 1

Syntax: FCMOVZS FSt, FSa, FSb

Purpose: Move the content of a single-precision floating-point register based on a zero condition stored in a single-precision floating-point register.

Description: If FSb is integer-zero (Note "integer-zero" means all 32 bits are 0), then move the single-precision floating-point value in FSa to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

This instruction is non-arithmetic and it does not generate any IEEE 754 exceptions.

Operations:

```
If (FSb == 0(31,0)) {
   FSt = FSa;
}
```



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating-point Exceptions: None

Privilege level: All



FCMPxxS (Floating Point Compare Single-precision)

FCMPxxS (no Invalid operation exception for QNaN)

FCMPxxS.e (with Invalid operation exception for QNaN)

xx = EQ, LT, LE, UNOTICIAL

Type: 32-Bit floating-point SP V1 extension

Format:

FCMPxxS

31	30 25	24 20	19 15	14 10	9 7	6	5 4	3 0
	СОР	EC4	ECo	ECh	TVD	0	00	0100
0	110101	FSt	FSa	FSb	TYP	e	CP0	FS2

FCMPxxS.e

31	30	25	24	20	19	15	14	10	9	7	6	5	4	3	0
0	СОР		E	St	E	Sa		FSb	TY	D	1	00	0	010	00
U	110101		Γ.	St	Г	oa -	,	LOD	11.	r	e	CP	0	FS	52

TYP	Mnemonic
000	EQ
001	LT
010	LE
011	UN
100-111	Reserved

Syntax: FCMPxxS FSt, FSa, FSb

FCMPxxS.e FSt, FSa, FSb

Purpose: Compare two single-precision floating-point numbers for various relationships.



Description: The single-precision floating-point value in FSa is compared with the single-precision floating-point value in FSb. If the specified relationship (EQ, LT, LE, and UN) is true, a value of integer 1 is written to FSt, otherwise a value of integer 0 is written to FSt.

EQ represents "equal". LT represents "less than". LE represents "less than or equal". UN represents "un-ordered" relationship. The unordered relationship is true if one or both operands are NaN. Every NaN shall compare un-ordered with everything, including itself.

Comparisons are exact and never overflow nor underflow. Comparisons ignore the sign of zero, so +0 = -0. Comparisons with plus and minus infinity $(\pm \infty)$ execute normally and do not take an Invalid Operation exception.

If one of the operands is a SNaN or when the ".e" flavor of compare instruction is used and one of the operand is a QNaN, an Invalid Operation condition is happened and the Invalid Operation flag in the FPCSR will be set to record this. If the Invalid Operation enable bit in the FPCSR is set, an Invalid Operation exception will be taken and no result will be written to Rt. If the enable bit is not set, then a true value (i.e. 1) will be written for the UN relationship or a false value (i.e. 0) will be written for the EQ/LT/LE relationships.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following tables show the results obtained when comparing various types of numbers based on each relationship.

Table 14. FCMPEQS results

EQ					F	Sa				
		-∞	-N	-DN	-0	+0	+DN	+N	+∞	NaN
ECL	-∞	1	0	0	0	0	0	0	0	0*
FSb	-N	0	Calc	0	0	0	0	0	0	0*
	-DN	0	0	*	0	0	0	0	0	0*



EQ					FS	Sa				
	-0	0	0	0	1	1	0	0	0	0*
	+0	0	0	0	1	1	0	0	0	0*
	+DN	Of	ficia	0	0	0	*	0	0	0*
	+ N	B	0	0	0	0	0	Calc	0	0*
	+∞		C 0		0	0	0	0	1	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 15. FCMPLTS results

LT					F	Sa				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	0	0	0	0	0	0	0	0	0*
	- N	1	Calc	0	0	0	0	0	0	0*
	-DN	1	1	*	0	0	0	0	0	0*
ECL	-0	1	1	1	0	0	0	0	0	0*
FSb	+0	1	1	1	0	0	0	0	0	0*
	+DN	1	1	1	1	1	*	0	0	0*
	+ N	1	1	1	1	1	1	Calc	0	0*
	+∞	1	1	1	1	1	1	1	0	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 16. FCMPLES results

LE					FS	Sa				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
ECL	-∞	1	0	0	0	0	0	0	0	0*
FSb	- N	1	Calc	0	0	0	0	0	0	0*
	-DN	1	1	*	0	0	0	0	0	0*



LE					FS	Sa				
	-0	1	1	1	1	1	0	0	0	0*
	+0	1	1	1	1	1	0	0	0	0*
	+DN	Of	fidia	1	1	1	*	0	0	0*
	+ N	В			1	1	1	Calc	0	0*
	+∞		<u>-1</u>		1	1	1	1	1	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 17. FCMPUNS results

UN					F	Sa				
		-∞	- N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	0	0	0	0	0	0	0	0	1*
	-N	0	0	0	0	0	0	0	0	1*
	-DN	0	0	0	0	0	0	0	0	1*
EGI	-0	0	0	0	0	0	0	0	0	1*
FSb	+0	0	0	0	0	0	0	0	0	1*
	+DN	0	0	0	0	0	0	0	0	1*
	+N	0	0	0	0	0	0	0	0	1*
	+∞	0	0	0	0	0	0	0	0	1*
	NaN	1*	1*	1*	1*	1*	1*	1*	1*	1*

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Calc Means either 0 or 1 based on comparison calculation.
- * Indicates 0 or 1 (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- $0^*/1^*$ Indicates 0 or 1 when an Invalid Operation exception is not happened or when an Invalid Operation exception is happened but the exception enable bit is not set.



Operations:

```
if ((FSa == NaN) || (FSb == NaN)) {
    if ((FSa == SNaN) || (FSb == SNaN) ||
        ((FSa == QNaN) || (FSb == QNaN)))) {
        if (FPCSR.IVOE == 1) {
            Generate_Exception(FP_IVO);
        } else {
            FPCSR.IO = 1;
        }
    }
}
if (FSa relation FSb) { // pass IVO exception checking
    FSt = 1;
} else {
        FSt = 0;
}
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation

Privilege level: All

- "Compare Less Than A,B" is the same as "Compare Greater Than B,A"; and "Compare Less Than or Equal A,B" is the same as "Compare Greater Than or Equal B,A". Therefore, only the less-than operations are provided.
- Andes FPU extension provides hardware support for the IEEE Standard required six predicates $(=, \neq, <, \leq, \geq, >)$ and the optional un-ordered predicate. The other 19 optional predicates can be constructed from sequences of two comparisons and two branches.



FCPYNSS (Floating-point Copy Negative Sign Single-precision)

Type: 32-Bit floating-point SP V1 extension

For	mat:		Officia	al									
31	30	25	24 20 20	19	15	14	10	9	6	5	4	3	0
0	COI		FSt	FS	a		FSb		10 YNSS		0 P0		00 S1

Syntax: FCPYNSS FSt, FSa, FSb

Purpose: Generate a floating-point value by negating and copying the sign of a floating-point value in one register to a value in another register.

Description: The sign of the floating-point value in FSb is negated and then copied to the floating-point value in FSa. The floating-point result is written to FSt.

No checking of NaN operands is performed for this instruction.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = CONCAT(NOT(FSb(31)), FSa(30,0));

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: None



Privilege level: All

Note:

• -x is performed with "FCPYNSS FSt, FSa, FSa".

Official Release



FCPYSS (Floating-point Copy Sign Single-precision)

Type: 32-Bit floating-point SP V1 extension

Fo	rm	at:		Officia	al									
31	. ;	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0		COP 11010	1	FSt		FSa		FSb		011 PYSS		00 PO	00 F3	00 S1

Syntax: FCPYSS FSt, FSa, FSb

Purpose: Generate a floating-point value by copying the sign of a floating-point value in one register to a value in another register.

Description: The sign of the floating-point value in FSb is copied to the floating-point value in FSa. The floating-point result is written to FSt.

No checking of NaN operands is performed for this instruction.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

$$FSt = CONCAT(FSb(31), FSa(30,0));$$

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: None



Privilege level: All

Note:


• Move between floating-point registers can be performed with "FCPYSS FSt, FSa, FSa".





FDIVS (Floating-point Divide Single-precision)

Type: 32-Bit floating-point SP V1 extension



Syntax: FDIVS FSt, FSa, FSb

Purpose: Divide the single-precision floating-point values in two registers.

Description: The single-precision floating-point value in FSa is divided by the single-precision floating-point value in FSb. And the floating-point result is written to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

A "Divide by Zero" exception occurs if the divisor (FSb) is zero and the dividend (FSa) is a finite nonzero number. When no trap happens, the result should be a correctly signed ∞ .

The following table shows the results obtained when dividing various types of numbers.

Table 18. FDIVS results

					F	Sa				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	IVO	+0	+0	+0	-0	-0	-0	IVO	NaNa
FSb	-N	+∞	+F	*	+0	-0	*	-F	-∞	NaNa
	-DN	+∞	*	*	+0	-0	*	*	-∞	NaNa
	-0	+∞	DBZ	DBZ	IVO	IVO	DBZ	DBZ	-∞	NaNa



				F	Sa				
+0	-∞	DBZ	DBZ	IVO	IVO	DBZ	DBZ	+∞	NaNa
+DN	-∞	*	*	-0	+0	*	*	+∞	NaNa
+ N	1 ∞ f	fic ^F ia	*	-0	+0	*	+F	+∞	NaNa
+∞	IVO	-0	-0	-0	+0	+0	+0	IVO	NaNa
NaN	NaNb	NaNb	NaNb	NaNb	NaNb	NaNb	NaNb	NaNb	NaNc

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- DBZ Means divide-by-zero exception
- NaNa Means a QNaN from FSa or a QNaN converted from a SNaN from FSa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FSb or a QNaN converted from a SNaN from FSb by changing its most significant fraction bit from 0 to 1.
- NaNc Means a QNaN converted from
 - A SNaN from FSa or from FSb if FSa is a QNaN
 - A QNaN from FSa if FSb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Operations:

FSt = FSa / FSb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)



Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow, Divide by Zero

Privilege level: All





FLS (Floating-point Load Single-precision Data)

This instruction is common to both SP and DP extensions. Please see FLS instruction description $% \left(1\right) =\left(1\right) \left(1\right)$

in page 32 for details.

Official Release



FLSI (Floating-point Load Single-precision Data Immediate)

This instruction is common to both SP and DP extensions. Please see FLSI instruction description in page 34 for details.



FMADDS (Floating-point Multiply and Add Single-precision)

Type: 32-Bit floating-point SP V1 extension (FMA optional)

For	mat:	Officia	al									
31	30 25	24 20 20	19	15	14	10	9	6	5	4	3	0
0	СОР	FSt	FSt FSa				01	00	0	0	00	00
	110101		150				FMA	DDS	Cl	PO	F	S1

Syntax: FMADDS FSt, FSa, FSb

Purpose: Multiply the single-precision floating-point values of two registers and then accumulate the result to the third register.

Description: The single-precision floating-point value in FSa is multiplied with the single-precision floating-point value in FSb. And the multiplication result with unbounded range and precision is added with the floating-point value in FSt. The rounded addition result is then written back to FSt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

No underflow, overflow, or inexact exception can occur due to the multiplication. These exceptions can be generated due to the addition. So a FMADDS instruction differs from a FMULS instruction followed by a FADDS instruction.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FSt, FSa, FSb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FSa and FSb.



Table 19. FMADDS multiplication intermediate results

					F	Sa				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit"la	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*'	+0	-0	*'	-Fu	-∞	NaN1
	-DN	18	E 45	Î D	+0	-0	**	*'	-∞	NaN1
ECL	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FSb	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	*'	+∞	NaN1
	+ N	-∞	-Fu	*'	-0	+0	*'	+Fu	+∞	NaN1
	+∞	-∞	-8	-8	IVO	IVO	+∞	+∞	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when adding various types of numbers from FSt and the intermediate result from multiplication.

Table 20. FMADDS results

		I	nterme	diate re	sult fro	m mult	iplicatio	on (MIR	2)	
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	-∞	-∞	IVO1	-∞	-∞	-∞	-∞	IVO1	NaNm
	-N	-∞	-F	IVO1	FSt	FSt	DIE	±F	+∞	NaNm
	-DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
EC4	-0	-∞	MIR'	IVO1	-0	±0	DIE	MIR'	+∞	NaNm
FSt	+0	-∞	MIR'	IVO1	±0	+0	DIE	MIR'	+∞	NaNm
	+DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
	+ N	-∞	±F	IVO1	FSt	FSt	DIE	+F	+∞	NaNm
	+∞	IVO1	+∞	IVO1	+∞	+∞	+∞	+∞	+∞	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FSa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FSb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FSa or the SNaN from FSb if FSa is a QNaN
 - the QNaN from FSa if FSb is also a QNaN
- NaNt Means a QNaN from FSt or a QNaN converted from a SNaN from FSt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FSt or the SNaN from MIR if FSt is a QNaN
 - the QNaN from FSt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When $(a \times b) + c$ is exactly zero, the sign of the result shall be determined by the rules described by the FADDS description. When the exact result of $(a \times b) + c$ is non-zero yet the result is zero because of rounding, the zero results takes the sign of the exact result.



Operations:

FSt = FSt + (FSa * FSb);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)


Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FMULS (Floating-point Multiplication Single-precision)

Type: 32-Bit floating-point SP V1 extension



Syntax: FMULS FSt, FSa, FSb

Purpose: Multiply the single-precision floating-point values in two registers.

Description: The single-precision floating-point value in FSa is multiplied with the single-precision floating-point value in FSb. And the floating-point result is written to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when multiplying various types of numbers.

Table 21. FMULS results

					FS	Sa				_
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	+∞	+∞	IVO	IVO	-∞	-∞	-∞	NaNa
	-N	+∞	+F	*	+0	-0	*	-F	-∞	NaNa
	-DN	+∞	*	*	+0	-0	*	*	-∞	NaNa
FSb	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaNa
FSD	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaNa
	+DN	-∞	*	*	-0	+0	*	*	+∞	NaNa
	+ N	-∞	-F	*	-0	+0	*	+F	+∞	NaNa
	+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaNa
	NaN	NaNb	NaNb	NaNc						



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FSa or a QNaN converted from a SNaN from FSa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FSb or a QNaN converted from a SNaN from FSb by changing its most significant fraction bit from 0 to 1.
- NaNc Means a QNaN converted from
 - A SNaN from FSa or from FSb if FSa is a QNaN
 - A QNaN from FSa if FSb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Operations:

FSt = FSa * FSb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All

Official Release



FMFSR (Floating-point Move From Single-precision FR)

This instruction is common to both SP and DP extensions. Please see FLS instruction description in page 40 for details.



FMSUBS (Floating-point Multiply and Subtraction Single-precision)

Type: 32-Bit floating-point SP V1 extension (FMA optional)

Fo	rmat	:		Officia	al										
31	30		25	24 20 20	19	15	14	1	10	9	6	5	4	3	0
		COP				ECo		FSb		01	01	0	0	00	00
0		110101		FSt		FSa		LOD		FMS	UBS	Cl	P0	F	S1

Syntax: FMSUBS FSt, FSa, FSb

Purpose: Multiply the single-precision floating-point values of two registers and then subtract the result from the third register.

Description: The single-precision floating-point value in FSa is multiplied with the single-precision floating-point value in FSb. And the multiplication result with unbounded range and precision is subtracted from the floating-point value in FSt. The rounded subtraction result is then written back to FSt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception. If (FSt, FSa, FSb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FSa and FSb.



Table 22. FMSUBS multiplication intermediate results

					FS	Sb				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit"a	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*,	+0	-0	**	-Fu	-∞	NaN1
	-DN	18	leas	L *	+0	-0	**	**	-∞	NaN1
ECo	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FSa	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	**	+∞	NaN1
	+ N	-∞	-Fu	**	-0	+0	*'	+Fu	+∞	NaN1
	+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when subtracting various types of numbers from FSt and the intermediate result from multiplication.

Table 23. FMSUBS results

		I	nterme	diate re	sult fro	m mult	iplicatio	on (MIR	2)	
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	IVO1	-∞	IVO1	-∞	-∞	-∞	-∞	-∞	NaNm
	- N	+∞	±F	IVO1	FSt	FSt	DIE	-F	-∞	NaNm
	-DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
EC4	-0	+∞	MIR'	IVO1	±0	-0	DIE	MIR'	-∞	NaNm
FSt	+0	+∞	MIR'	IVO1	+0	±0	DIE	MIR'	-∞	NaNm
	+DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
	+ N	+∞	+F	IVO1	FSt	FSt	DIE	±F	-∞	NaNm
	+∞	+∞	+∞	IVO1	+∞	+∞	+∞	+∞	IVO1	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FSa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FSb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FSa or the SNaN from FSb if FSa is a QNaN
 - the QNaN from FSa if FSb is also a QNaN
- NaNt Means a QNaN from FSt or a QNaN converted from a SNaN from FSt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FSt or the SNaN from MIR if FSt is a QNaN
 - the QNaN from FSt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When c - ($a \times b$) is exactly zero, the sign of the result shall be determined by the rules described by the FSUBS description. When the exact result of c - ($a \times b$) is non-zero yet the result is zero because of rounding, the zero results takes the sign of the exact result.



Operations:

FSt = FSt - (FSa * FSb);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FMTSR (Floating-point Move To Single-precision FR)

This instruction is common to both SP and DP extensions. Please see FLS instruction description

in page 44 for details.

Official Release



FNMADDS (Floating-point Negate Multiply and Add

Single-precision)

Type: 32-Bit floating-point SP V1 extension (FMA optional)

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	СОР		EC4		ECo		FSb		1000		00		0000	
0	110101		FSt		FSa		Г	้วย	FNMADDS		CI	20	FS	S1

Syntax: FNMADDS FSt, FSa, FSb

Purpose: Multiply the single-precision floating-point values of two registers and then accumulate and negate the result to the third register.

Description: The single-precision floating-point value in FSa is multiplied with the single-precision floating-point value in FSb. And the multiplication result with unbounded range and precision is added with the floating-point value in FSt. The rounded addition result is negated and then written back to FSt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FSt, FSa, FSb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FSa and FSb.



Table 24 FNMADDS. multiplication intermediate results

	FSa									
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit [®] a	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*,	+0	-0	**	-Fu	-∞	NaN1
	-DN	+∞	E ₄ 5	L *	+0	-0	**	**	-∞	NaN1
ECL	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FSb	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	**	+∞	NaN1
	+ N	-∞	-Fu	**	-0	+0	*'	+Fu	+∞	NaN1
	+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when adding and negating various types of numbers from FSt and the intermediate result from multiplication.

Table 25. FNMADDS results

	Intermediate result from multiplication (MIR)									
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	+∞	+∞	IVO1	+∞	+∞	+∞	+∞	IVO1	NaNm
	-N	+∞	+F	IVO1	-FSt	-FSt	DIE	$\mp \mathbf{F}$	-∞	NaNm
	-DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
EC4	-0	+∞	-MIR'	IVO1	+0	∓0	DIE	-MIR'	-∞	NaNm
FSt	+0	+∞	-MIR'	IVO1	∓0	-0	DIE	-MIR'	-∞	NaNm
	+DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
	+ N	+∞	手 F	IVO1	-FSt	-FSt	DIE	-F	-∞	NaNm
	+∞	IVO1	-∞	IVO1	-∞	-∞	-∞	-80	-∞	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FSa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FSb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FSa or the SNaN from FSb if FSa is a QNaN
 - the QNaN from FSa if FSb is also a QNaN
- NaNt Means a QNaN from FSt or a QNaN converted from a SNaN from FSt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FSt or the SNaN from MIR if FSt is a QNaN
 - the QNaN from FSt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When $(a \times b) + c$ is exactly zero, the sign of the result shall be determined by negating the rules described by the FADDS description. When the exact result of $(a \times b) + c$ is non-zero yet the result is zero because of rounding, the zero results takes the negating sign of the exact result.



Operations:

```
FSt = - (FSt + (FSa * FSb));
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FNMSUBS (Floating-point Negate Multiply and Subtraction

Single-precision)

Type: 32-Bit floating-point SP V1 extension (FMA optional)

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	CC)P	FS	S+	E	Sa	Б	Sb	10	01	0	0	00	00
	110	101	F	οι	Г	5a	Г	ວນ	FNMS	SUBS	CI	20	FS	S1

Syntax: FNMSUBS FSt, FSa, FSb

Purpose: Multiply the single-precision floating-point values of two registers and then subtract the value of the third register from the multiplication result.

Description: The single-precision floating-point value in FSa is multiplied with the single-precision floating-point value in FSb. And the multiplication result with unbounded range and precision is being subtracted by the floating-point value in FSt. The rounded subtraction result is then written back to FSt. It is equivalent to a negation of the result generated by a FMSUBS instruction. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FSt, FSa, FSb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FSa and FSb.



Table 26. FNMSUBS multiplication intermediate results

		FSb											
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN			
	-∞	+∞	fit"la	+∞	IVO	IVO	-∞	-∞	-∞	NaN1			
	-N	+∞	+Fu	*'	+0	-0	*'	-Fu	-∞	NaN1			
	-DN	18	legs	Î D	+0	-0	**	*'	-∞	NaN1			
FSa	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1			
гза	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1			
	+DN	-∞	**	**	-0	+0	**	*'	+∞	NaN1			
	+ N	-∞	-Fu	*'	-0	+0	*'	+Fu	+∞	NaN1			
	+∞	-∞	-∞	-8	IVO	IVO	+∞	+∞	+∞	NaN1			
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3			

The following table shows the final results obtained when subtracting various types of numbers from FSt and the intermediate result from multiplication.

Table 27. FNMSUBS results

		Intermediate result from multiplication (MIR)									
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN	
	-∞	IVO1	+∞	IVO1	+∞	+∞	+∞	+∞	+∞	NaNm	
	- N	-∞	$\mp \mathbf{F}$	IVO1	-FSt	-FSt	DIE	+F	+∞	NaNm	
	-DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm	
EC4	-0	-∞	MIR'	IVO1	∓0	+0	DIE	MIR'	+∞	NaNm	
FSt	+0	-∞	MIR'	IVO1	-0	∓0	DIE	MIR'	+∞	NaNm	
	+DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm	
	+N	-∞	-F	IVO1	-FSt	-FSt	DIE	∓ F	+∞	NaNm	
	+∞	-∞	-∞	IVO1	-∞	-∞	-∞	-∞	IVO1	NaNm	
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn	



Notes:

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FSa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FSb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FSa or the SNaN from FSb if FSa is a QNaN
 - the QNaN from FSa if FSb is also a QNaN
- NaNt Means a QNaN from FSt or a QNaN converted from a SNaN from FSt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FSt or the SNaN from MIR if FSt is a QNaN
 - the QNaN from FSt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When c - $(a \times b)$ is exactly zero, the sign of the result shall be determined by negating the rules described by the FSUBS description. When the exact result of c - $(a \times b)$ is non-zero yet the result is zero because of rounding, the zero results takes the negating sign of the exact result.



Operations:

```
FSt = - (FSt - (FSa * FSb));
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FS2SI (Floating Point Convert To Signed Integer from Single)

Type: 32-Bit floating-point SP V1 extension

For	mat:												
			Offici	al	FS2	SI							
31	30	25	24e e20	Se ⁹	15	14	10	9	6	5	4	3	0
	COP		EC4		EC-	1	1000	111	1	0	0	00	00
0	110101		FSt		FSa	I	FS2SI	F20)P	CI	90	FS	S1
		•											
					FS2S	I.z							
31	30	25	24 20	19	15	14	10	9	6	5	4	3	0
0	COP		FSt		FSa	1	1100	1111		00		00	00
	110101		rst		r Sa	F	S2SLz	F20)P	CI	20	F.S	S1

Syntax: FS2SI FSt, FSa

FS2SI.z FSt, Fsa

Purpose: Convert a single-precision floating-point value to a 32-bit signed integer.

Description: The single-precision floating-point value in FSa is converted to a signed integer value, rounded based on the rounding mode in the FPCSR register for the base form and rounded towards zero for the ".z" form. The result is written to FSt. If FSa contains Infinity, NaN, or the rounded result is outside the range of $[2^{31}-1, -2^{31}]$, an Invalid Operation exception (IVO) is raised. If the IVO enable bit in the FPCSR is set, an FP Invalid Operation exception is taken (trapped). If the IVO enable bit is not set, then the IVO status flag in the FPCSR will be set and the following result will be written into FSt:

• $+\infty$, or result > 2^{31} -1: Rt = 0x7FFFFFFF

• $-\infty$, or result $< -2^{31}$: Rt = 0x800000000

• NaN : Rt = 0xFFFFFFFF

This instruction will convert a denormalized number into a correctly-rounded integer.



The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = ConvertSP2SI(FSa);
Release

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: Invalid operation, Inexact

Privilege level: All

Note:

• The ".z" form is used for C, C++ languages.



FS2UI (Floating Point Convert To Unsigned Integer from Single)

Type: 32-Bit floating-point SP V1 extension

For	mat:										
		Officia	al Fs	2UI							
31	30 25	24e e20 9	15	14	10	9	6	5	4	3	0
	COP	EG	TIG.	10	0000	111	.1	0	0	000	00
0	110101	FSt	FSa	F	S2UI	F20)P	CF	90	FS	S1
						•		ı			
			FS	EUI.z							
31	30 25	24 20	19 15	14	10	9	6	5	4	3	0
	СОР	FG	PG.	1	0100	1111		00		0000	
0	110101	FSt	FSa	FS	S2UI.z	F20)P	CF	90	FS	S1

Syntax: FS2UI FSt, FSa

FS2UI.z FSt, Fsa

Purpose: Convert a single-precision floating-point value to a 32-bit unsigned integer.

Description: The single-precision floating-point value in FSa is converted to an unsigned integer value, rounded based on the rounding mode in the FPCSR register for the base form and rounded towards zero for the ".z" form. The result is written to FSt. If FSa contains Infinity, NaN, or the rounded result is outside the range of [2³²-1, 0] (Note: -0 is treated as 0), an Invalid Operation exception (IVO) is raised. If the IVO enable bit in the FPCSR is set, an FP Invalid Operation exception is taken (trapped). If the IVO enable bit is not set, then the IVO status flag in the FPCSR will be set and the following result will be written into FSt:

• $+\infty$, or result > 2^{32} -1: FSt = 0xFFFFFFFF

• $-\infty$, result < 0 : FSt = 0x000000000

• NaN : FSt = 0xFFFFFFFF

This instruction will convert a denormalized number into a correctly-rounded integer.



The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = ConvertSP2UI(FSa);
Release

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: Invalid operation, Inexact

Privilege level: All

Note:

• The ".z" form is used for C, C++ languages.



FSI2S (Floating-point Convert From Signed Integer

Single-precision)

Type: 32-Bit floating-point SP V1 extension

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	со	P	E	St	ECo		01100		1111		00		00	00
	1101	.01	Г	St	FSa		FS	I2S	F2	OP	Cl	P0	FS	S1

Syntax: FSI2S FSt, Fsa

Purpose: Convert a 32-bit signed integer to a single-precision floating-point value.

Description: The signed integer value in FSa is converted to a single-precision floating-point value. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FSt. An integer zero is converted to +0, not -0.

Operations:

FSt = ConvertSI2SP(SI(FSa));

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented)


Floating Point Exceptions: Inexact

Privilege level: All



FSQRTS (Floating-point Square Root Single-precision)

Type: 32-Bit floating-point SP V1 extension



Syntax: FSQRTS FSt, Fsa

Purpose: Compute square root from a single-precision floating-point value.

Description: The square root of the single-precision floating-point value in FSa is computed by this instruction. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FSt. If the floating-point value in FSa is -0, the result is -0. If the floating-point value in FSa is less than 0, an Invalid Operation exception is generated.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when taking the square root of various types of numbers.

Table 28. FSQRTS results

FSa	FSt
-∞	IVO
-N	IVO
-DN	IVO
-0	-0
+0	+0



	FSa	FSt
	+DN	*
	+N	+F
Offici	+∞	+∞
	NaN	NaN'
Relea	se	1

Notes:

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaN' Means a QNaN from FSa or a QNaN converted from a SNaN from FSa by changing its most significant fraction bit from 0 to 1.
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"Except that SquareRoot(-0) shall be -o, every valid square root shall have a positive sign."

Operations:

FSt = SQRT(FSa);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact



Privilege level: All





FSS (Floating-point Store Single-precision Data)

This instruction is common to both SP and DP extensions. Please see FLS instruction description in page 51 for details.





FSSI (Floating-point Store Single-precision Data Immediate)

This instruction is common to both SP and DP extensions. Please see FLS instruction description $% \left(1\right) =\left(1\right) \left(1\right)$


in page 51 for details.

Official Release



FSUBS (Floating-point Subtraction Single-precision)

Type: 32-Bit Floating point SP V1 extension



Syntax: FSUBS FSt, FSa, FSb

Purpose: Subtract the single-precision floating-point values in two registers.

Description: The single-precision floating-point value in FSb is subtracted from the single-precision floating-point value in FSa. And the floating-point result is written to FSt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when subtracting various types of numbers.

Table 29. FSUBS results

		FSa									
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN	
	-∞	IVO	+∞	+∞	+∞	+∞	+∞	+∞	+∞	NaNa	
	-N	-∞	±F	*	-FSb	-FSb	*	+F	+8	NaNa	
ECL	-DN	-80	*	*	*	*	*	*	+8	NaNa	
FSb	-0	-∞	FSa	*	±0	+0	*	FSa	+∞	NaNa	
	+0	-∞	FSa	*	-0	±0	*	FSa	+∞	NaNa	
	+DN	-∞	*	*	*	*	*	*	+∞	NaNa	
	+N	-∞	-F	*	-FSb	-FSb	*	±F	+∞	NaNa	



	FSa								
+∞	-∞	-∞	-∞	-∞	-∞	-∞	-∞	IVO	NaNa
NaN	NaNb	NaNc							

Notes:

Official

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FSa or a QNaN converted from a SNaN from FSa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FSb or a QNaN converted from a SNaN from FSb by changing its most significant fraction bit from 0 to 1.

NaNc Means a QNaN converted from

- A SNaN from FSa or from FSb if FSa is a QNaN
- A QNaN from FSa if FSb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"When the difference of two operands with like signs is exactly zero, the sign of that difference shall be + in all rounding modes except round toward $-\infty$, in which mode that sign shall be -. However, x - (-x) retains the same sign as x even when x is zero."

Operations:

FSt = FSa - FSb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)



Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All





FUI2S (Floating-point Convert From Unsigned Integer

Single-precision)

Type: 32-Bit floating-point SP V1 extension

Release

Format:

31	30	25	24	20	19	19 15 14 10 9 6		14 10		5	4	3	0	
0	CO	P	E	St	EC-		01000		11	11	00		00	00
U	1101	101	Г	Si	FSa		FU	I2S	F20	OP	CI	20	FS	S1

Syntax: FUI2S FSt, Fsa

Purpose: Convert a 32-bit unsigned integer to a single-precision floating-point value.

Description: The unsigned integer value in FSa is converted to a single-precision floating-point value. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FSt. An integer zero is converted to +0, not -0.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = ConvertSI2SP(UI(FSa));

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: Inexact



Privilege level: All





3.4. Double Precision Extension Instructions

These instructions will be present if DP extension is implemented.

	fficial
Instruction	TTCIAL Description
FADDD Re	DP floating-point addition
FSUBD	DP floating-point subtraction
FMULD	DP floating-point multiplication
FDIVD	DP floating-point division
FABSD	DP floating-point absolute value
FSQRTD	DP floating-point square root
FCPYSD	Move to SP/DP common section
FCPYNSD	DP floating-point copy negative sign
FCMPxxD	DP floating-point compare (no IVO exception on QNAN)
FCMPxxD.e	DP floating-point compare (IVO exception on QNAN)
FCMOVZD	DP floating-point conditional move on zero
FCMOVND	DP floating-point conditional move on not zero
FLD(I)(.bi)	Load DP floating-point register (immediate) (with base update)
FSD(I)(.bi)	Store DP floating-point register (immediate) (with base update)
FMFDR	Move from DP floating-point register to two general purpose registers
FMTDR	Move to DP floating-point register from two general purpose
	registers
FUI2D	Convert unsigned integer to DP floating-point
FSI2D	Convert signed integer to DP floating-point
FD2UI	Convert DP floating-point to unsigned integer (FPCSR rounding mode)



Instruction	Description
FD2UI.z	Convert DP floating-point to unsigned integer (toward zero rounding mode)
FD2SI	Convert DP floating-point to signed integer (FPCSR rounding mode)
FD2SI.z	Convert DP floating-point to signed integer (toward zero rounding mode)

These instructions will be present if DP extension is implemented and FMA option is supported.

Instruction	Description
FMADDD	DP floating-point addition multiply and add
FMSUBD	DP floating-point subtraction multiply and subtract
FNMADDD	DP floating-point negate of "multiply and add"
FNMSUBD	DP floating-point negate of "multiply and subtract"



FABSD (Floating-point Absolute Double-precision)

Type: 32-Bit floating-point DP V1 extension

]	Fori	mat:		Officia	al									
	31	30	25	240 000	5e ⁹	15	14	10	9	6	5	4	3	0
	0	CO	P	FDt		FDa	00	101	11	11	0	0	10	00
	U	1101	101	ΓDl		гDа	FAI	BSD	F2	OP	Cl	20	FI	D1

Syntax: FABSD FDt, Fda

Purpose: Compute the absolute value of a double-precision floating-point data.

Description: The absolute value of the double-precision floating-point data in FDa is calculated and written to FDt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

```
if (FDa) <= -0) {
   FDt = -FDa;
} else {
   FDt = FDa;
}</pre>
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register out-of-range)

Floating-point Exceptions: None



Privilege level: All





FADDD (Floating-point Addition Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FADDD FDt, FDa, FDb

Purpose: Add the double-precision floating-point values in two registers.

Description: The double-precision floating-point value in FDa is added with the double-precision floating-point value in FDb. And the floating-point result is written to FDt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when adding various types of numbers.

Table 30. FADDD results

					Fl	Da				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	-∞	-∞	-∞	-∞	-∞	-∞	-∞	IVO	NaNa
	- N	-∞	-F	*	FDb	FDb	*	±F	+8	NaNa
FDb	-DN	-80	*	*	*	*	*	*	+8	NaNa
	-0	-∞	FDa	*	-0	±0	*	FDa	+∞	NaNa
	+0	-80	FDa	*	±0	+0	*	FDa	+∞	NaNa
	+ DN	-∞	*	*	*	*	*	*	+∞	NaNa



				FI)a				
+N	-∞	±F	*	FDb	FDb	*	+F	+∞	NaNa
+∞	IVO	+∞	+∞	+∞	+∞	+∞	+∞	+∞	NaNa
NaN	NaNb	NaNc							

Notes:

- Release
- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FDa or a QNaN converted from a SNaN from FDa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FDb or a QNaN converted from a SNaN from FDb by changing its most significant fraction bit from 0 to 1.
- NaNc Means a QNaN converted from
 - A SNaN from FDa or from FDb if FDa is a QNaN
 - A QNaN from FDa if FDb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"When the sum of two operands with opposite signs is exactly zero, the sign of that sum shall be + in all rounding modes except round toward $-\infty$, in which mode that sign shall be -. However, x + x retains the same sign as x even when x is zero."

Operations:

FDt = FDa + FDb;



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FCMOVND (Floating-point Conditional Move on Not Zero

Double-precision)

Type: 32-Bit floating-point DP V1 extension

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
	CC)P	E	D4	171	Da	E	Sb	01	10	0	0	100	00
0			Dί	rı	Da	r,	SD	FCMC	VND	CI	20	FI	D1	

Syntax: FCMOVND FDt, FDa, FSb

Purpose: Move the content of a double-precision floating-point register based on a not zero condition stored in a single-precision floating-point register.

Description: If FSb is not integer-zero (Note "integer-zero" means all 32 bits are 0), then move the double-precision floating-point value in FDa register to FDt register.

This instruction is non-arithmetic and it does not generate any IEEE 754 exceptions.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

```
If (FSb != 0(31,0)) {
   FDt = FDa;
}
```



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Floating-point Exceptions: None

Privilege level: All



FCMOVZD (Floating-point Conditional Move on Zero

Double-precision)

Type: 32-Bit floating-point DP V1 extension

Release

Format:

3	1	30	25	24	20	19	15	14	10	9	6	5	4	3	0
		CC)P	EI	D4	171	Do	E	Sb	01	11	0	0	100	00
	FDt 110101		Dί	rı	Da	r,	SD	FCMC	OVZD	Cl	20	FI	D1		

Syntax: FCMOVZD FDt, FDa, FSb

Purpose: Move the content of a double-precision floating-point register based on a zero condition stored in a single-precision floating-point register.

Description: If FSb is integer-zero (Note "integer-zero" means all 32 bits are 0), then move the double-precision floating-point value in FDa register to FDt register.

This instruction is non-arithmetic and it does not generate any IEEE 754 exceptions.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

```
If (FSb == 0(31,0)) {
   FDt = FDa;
}
```



Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Floating-point Exceptions: None

Privilege level: All



FCMPxxD (Floating Point Compare Double-precision)

FCMPxxD (no Invalid operation exception for QNaN)

FCMPxxD.e (with Invalid operation exception for QNaN)

xx = EQ, LT, LE, UNOTTICIAL

Type: 32-Bit floating-point DP V1 extension

Format:

FCMPxxD

31	30	25	24	20	19	15	14	10	9	7	6	5	4	3	0
0	COP		170	C4	171) a	ED	ıL	т	'D	0	0	0	110	00
0	110101	l	F.	St	FI	Ла	FD	OD .	TY	Р	e	CF	0	FD)2

FCMPxxD.e

31	30	25	24	20	19	15	14	10	9	7	6	5	4	3	0
0	COP)	E	St	EI	Da	FD	ıh	ТҰ	7D	1	0	0	110	00
U	11010)1	F,	St	ГІ	Ja	ΓD	טי	11	r	e	CF	0	FD)2

XX	Mnemonic
000	EQ
001	LT
010	LE
011	UN
100-111	Reserved

Syntax: FCMPxxD FSt, FDa, FDb

FCMPxxD.e FSt, FDa, FDb

Purpose: Compare two double-precision floating-point numbers for various relationships.



Description: The double-precision floating-point value in FDa is compared with the double-precision floating-point value in FDb. If the specified relationship (EQ, LT, LE, and UN) is true, a value of integer 1 is written to FSt, otherwise a value of integer 0 is written to FSt.

EQ represents "equal". LT represents "less than". LE represents "less than or equal". UN represents "un-ordered" relationship. The unordered relationship is true if one or both operands are NaN. Every NaN shall compare un-ordered with everything, including itself.

Comparisons are exact and never overflow nor underflow. Comparisons ignore the sign of zero, so +0 = -0. Comparisons with plus and minus infinity $(\pm \infty)$ execute normally and do not take an Invalid Operation exception.

If one of the operands is a SNaN or when the ".e" flavor of compare instruction is used and one of the operand is a QNaN, an Invalid Operation condition is happened and the Invalid Operation flag in the FPCSR will be set to record this. If the Invalid Operation enable bit in the FPCSR is set, an Invalid Operation exception will be taken and no result will be written to Rt. If the enable bit is not set, then a true value (i.e. 1) will be written for the UN relationship or a false value (i.e. 0) will be written for the EQ/LT/LE relationships.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following tables show the results obtained when comparing various types of numbers based on each relationship.

Table 31. FCMPEQD results

EQ					Fl	Da				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
EDL	-∞	1	0	0	0	0	0	0	0	0*
FDb	-N	0	Calc	0	0	0	0	0	0	0*
	-DN	0	0	*	0	0	0	0	0	0*



EQ					FI	D a				
	-0	0	0	0	1	1	0	0	0	0*
	+0	0	0	0	1	1	0	0	0	0*
	+DN	Of	ficia	0	0	0	*	0	0	0*
	+ N	B	0	0	0	0	0	Calc	0	0*
	+∞		Cas		0	0	0	0	1	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 32. FCMPLTD results

LT	FDa									
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	0	0	0	0	0	0	0	0	0*
	- N	1	Calc	0	0	0	0	0	0	0*
	-DN	1	1	*	0	0	0	0	0	0*
EDL	-0	1	1	1	0	0	0	0	0	0*
FDb	+0	1	1	1	0	0	0	0	0	0*
	+DN	1	1	1	1	1	*	0	0	0*
	+ N	1	1	1	1	1	1	Calc	0	0*
	+∞	1	1	1	1	1	1	1	0	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 33. FCMPLED results

LE	FDa									
FDb		-∞	-N	-DN	-0	+0	+DN	+N	+∞	NaN
	-∞	1	0	0	0	0	0	0	0	0*
	-N	1	Calc	0	0	0	0	0	0	0*
	-DN	1	1	*	0	0	0	0	0	0*



LE	FDa									
	-0	1	1	1	1	1	0	0	0	0*
	+0	1	1	1	1	1	0	0	0	0*
	+DN	Of	fidia	1	1	1	*	0	0	0*
	+N	В			1	1	1	Calc	0	0*
	+∞		<u>-1</u>		1	1	1	1	1	0*
	NaN	0*	0*	0*	0*	0*	0*	0*	0*	0*

Table 34. FCMPUND results

UN	FDa									
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	0	0	0	0	0	0	0	0	1*
	-N	0	0	0	0	0	0	0	0	1*
	-DN	0	0	0	0	0	0	0	0	1*
EDL	-0	0	0	0	0	0	0	0	0	1*
FDb	+0	0	0	0	0	0	0	0	0	1*
	+DN	0	0	0	0	0	0	0	0	1*
	+ N	0	0	0	0	0	0	0	0	1*
	+∞	0	0	0	0	0	0	0	0	1*
	NaN	1*	1*	1*	1*	1*	1*	1*	1*	1*

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Calc Means either 0 or 1 based on comparison calculation.
- * Indicates 0 or 1 (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- $0^*/1^*$ Indicates 0 or 1 when an Invalid Operation exception is not happened or when an Invalid Operation exception is happened but the exception enable bit is not set.



Operations:

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation

Privilege level: All

- 1. "Compare Less Than A,B" is the same as "Compare Greater Than B,A"; and "Compare Less Than or Equal A,B" is the same as "Compare Greater Than or Equal B,A". Therefore, only the less-than operations are provided.
- 2. Andes FPU extension provides hardware support for the IEEE Standard required six predicates $(=, \neq, <, \leq, \geq, >)$ and the optional un-ordered predicate. The other 19 optional predicates can be constructed from sequences of two comparisons and two branches.



FCPYNSD (Floating-point Copy Negative Sign Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FCPYNSD FDt, FDa, FDb

Purpose: Generate a floating-point value by negating and copying the sign of a floating-point value in one register to a value in another register.

Description: The sign of the floating-point value in FDb is negated and then copied to the floating-point value in FDa. The floating-point result is written to FDt.

No checking of NaN operands is performed for this instruction.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: None



Privilege level: All

Note:

-x is performed with "FCPYNSD FDt, FDa, FDa".

Official Release



FD2SI (Floating Point Convert To Signed Integer from Double)

Type: 32-Bit floating-point DP V1 extension

For	mat:										
		Officia		D2SI							
31	30 25	240 620	509	14	10	9	6	5	4	3	0
	COP	PG.	FID	1	1000	111	1	00)	100	00
0	110101	FSt	FDa	F	D2SI	F20	OP	СР	0	FI	D 1
			FD	2SI.z							
31	30 25	24 20	19 15	14	10	9	6	5	4	3	0
	COP	TG.	FID	1	1100	111	1	00)	100	00
0	110101	FSt	FDa	FI	O2SI.z	F20)P	CP	0	FI	D 1

Syntax: FD2SI FSt, FDa FD2SI.z FSt, Fda

Purpose: Convert a double-precision floating-point value to a 32-bit signed integer.

Description: The double-precision floating-point value in FDa register is converted to a signed integer value, rounded based on the rounding mode in the FPCSR register for the base form and rounded towards zero for the ".z" form. The result is written to FSt. If the double-precision value is Infinity, NaN, or the rounded result is outside the range of [2³¹-1, -2³¹], an Invalid Operation exception (IVO) is raised. If the IVO enable bit in the FPCSR is set, an FP Invalid Operation exception is taken (trapped). If the IVO enable bit is not set, then the IVO status flag in the FPCSR will be set and the following result will be written into FSt:

- $+\infty$, or result > 2^{31} -1: FSt = 0x7FFFFFFF
- $-\infty$, or result $< -2^{31}$: FSt = 0x800000000
- NaN : FSt = 0xFFFFFFFF

This instruction will convert a denormalized number into a correctly-rounded integer.



The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FSt = ConvertDP2SI(FDa);
Release

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: Invalid operation, Inexact

Privilege level: All

Note:

• The ".z" form is used for C, C++ languages.



FD2UI (Floating Point Convert To Unsigned Integer from Double)

Type: 32-Bit floating-point DP V1 extension

For	Format:														
		Offic	ial	FD2	UI										
31	30 25	240 020	se ⁹	15	14	10	9	6	5	4	3	0			
	СОР	ECA		FD.	10	0000	111	11	0	0	10	00			
0	110101	FSt		FDa	FI	D2UI	F20	OP	CI	20	FI	D1			
				FD2U	J I.z										
31	30 25	24 20	19	15	14	10	9	6	5	4	3	0			
	СОР	EC+		EDe	10	0100	111	11	0	0	10	00			
0	110101	FSt		FDa	FD	2UI.z	F20	OP	CI	20	FI	D1			

Syntax: FD2UI FSt, FDa FD2UI,z FSt, FDa

Purpose: Convert a double-precision floating-point value to a 32-bit unsigned integer.

Description: The double-precision floating-point value in FDa register is converted to a 32-bit unsigned integer value, rounded based on the rounding mode in the FPCSR register for the base form and rounded towards zero for the ".z" form. The result is written to FSt. If the double-precision value is Infinity, NaN, or the rounded result is outside the range of [2³²-1, 0] (Note: -0 is treated as 0), an Invalid Operation exception (IVO) is raised. If the IVO enable bit in the FPCSR is set, an FP Invalid Operation exception is taken (trapped). If the IVO enable bit is not set, then the IVO status flag in the FPCSR will be set and the following result will be written into FSt:

- $+\infty$, or result > 2^{32} -1: FSt = 0xFFFFFFFF
- $-\infty$, or result < 0 : FSt = 0×0000000000
- NaN : FSt = 0xFFFFFFFF

This instruction will convert a denormalized number into a correctly-rounded integer.



The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Floating Point Exceptions: Invalid operation, Inexact

Privilege level: All


Note:

• The ".z" form is used for C, C++ languages.



FDIVD (Floating-point Divide Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FDIVD FDt, FDa, FDb

Purpose: Divide the double-precision floating-point values in two registers.

Description: The double-precision floating-point value in FDa is divided by the double-precision floating-point value in FDb. And the floating-point result is written to FDt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when dividing various types of numbers.

Table 35. FDIVD results

					Fl	Da				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	IVO	+0	+0	+0	-0	-0	-0	IVO	NaNa
	- N	+∞	+F	*	+0	-0	*	-F	-∞	NaNa
EDL	-DN	+∞	*	*	+0	-0	*	*	-∞	NaNa
FDb	-0	+∞	DBZ	DBZ	IVO	IVO	DBZ	DBZ	-∞	NaNa
	+0	-∞	DBZ	DBZ	IVO	IVO	DBZ	DBZ	+∞	NaNa
	+DN	-∞	*	*	-0	+0	*	*	+∞	NaNa
	+ N	-∞	-F	*	-0	+0	*	+F	+∞	NaNa



				FI)a				
+∞	IVO	-0	-0	-0	+0	+0	+0	IVO	NaNa
NaN	NaNb	NaNc							

N Means normalized finite floating-point value.

DN Means denormalized finite floating-point value.

Official

F Means finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞).

IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.

DBZ Means divide-by-zero exception

NaNa Means a QNaN from FDa or a QNaN converted from a SNaN from FDa by changing its most significant fraction bit from 0 to 1.

NaNb Means a QNaN from FDb or a QNaN converted from a SNaN from FDb by changing its most significant fraction bit from 0 to 1.

NaNc Means a QNaN converted from

- A SNaN from FDa or from FDb if FDa is a QNaN
- A QNaN from FDa if FDb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Operations:

FDt = FDa / FDb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact, Overflow, Underflow, Divide by Zero


Privilege level: All



FMADDD (Floating-point Multiply and Add Double-precision)

Type: 32-Bit floating-point DP V1 extension (FMA optional)

Format:



Syntax: FMADDD FDt, FDa, FDb

Purpose: Multiply the double-precision floating-point values of two registers and then accumulate the result to the third register.

Description: The double-precision floating-point value in FDa is multiplied with the double-precision floating-point value in FDb. And the multiplication result with unbounded range and precision is added with the floating-point value in FDt. The rounded addition result is then written back to FDt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FDt, FDa, FDb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FDa and FDb.



Table 36. FMADDD multiplication intermediate results

					Fl	Da				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit"la	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*'	+0	-0	*'	-Fu	-∞	NaN1
	-DN	18	E 45	Î D	+0	-0	**	*'	-∞	NaN1
FDb	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FDD	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	*'	+∞	NaN1
	+ N	-∞	-Fu	**	-0	+0	**	+Fu	+∞	NaN1
	+∞	-∞	-8	-8	IVO	IVO	+∞	+∞	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when adding various types of numbers from FDt and the intermediate result from multiplication.

Table 37. FMADDD results

		I	nterme	diate re	sult fro	m mult	iplicatio	on (MIR	P)	
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	-∞	-∞	IVO1	-∞	-∞	-∞	-∞	IVO1	NaNm
	- N	-∞	-F	IVO1	FDt	FDt	DIE	±F	+∞	NaNm
	-DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
ED4	-0	-∞	MIR'	IVO1	-0	±0	DIE	MIR'	+∞	NaNm
FDt	+0	-∞	MIR'	IVO1	±0	+0	DIE	MIR'	+∞	NaNm
	+DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
	+ N	-∞	±F	IVO1	FDt	FDt	DIE	+F	+∞	NaNm
	+∞	IVO1	+∞	IVO1	+∞	+∞	+∞	+∞	+∞	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FDa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FDb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FDa or the SNaN from FDb if FDa is a QNaN
 - the QNaN from FDa if FDb is also a QNaN
- NaNt Means a QNaN from FDt or a QNaN converted from a SNaN from FDt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FDt or the SNaN from MIR if FDt is a QNaN
 - the QNaN from FDt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When $(a \times b) + c$ is exactly zero, the sign of the result shall be determined by the rules described by the FADDD description. When the exact result of $(a \times b) + c$ is non-zero yet the result is zero because of rounding, the zero results takes the sign of the exact result.



Operations:

```
FDt = FDt + (FDa * FDb);
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FMSUBD (Floating-point Multiply and Subtraction

Double-precision)

Type: 32-Bit floating-point DP V1 extension (FMA optional)

Release

Format:

3	31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
	0	CO	P	FDt FDa) 0		FDb	0101		0	0	100	00	
Ľ	110101	Г	Ji	Г	Ja		rDb	FMS	UBD	CI	20	FI	D1		

Syntax: FMSUBD FDt, FDa, FDb

Purpose: Multiply the double-precision floating-point values of two registers and then subtract the result from the third register.

Description: The double-precision floating-point value in FDa is multiplied with the double-precision floating-point value in FDb. And the multiplication result with unbounded range and precision is subtracted from the floating-point value in FDt. The rounded subtraction result is then written back to FDt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FDt, FDa, FDb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FDa and FDb.



Table 38. FMSUBD multiplication intermediate results

					FI	Ob				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit [®] a	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*,	+0	-0	*'	-Fu	-∞	NaN1
	-DN	18	E ₄ 5	*	+0	-0	**	**	-∞	NaN1
EDa	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FDa	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	**	+∞	NaN1
	+ N	-∞	-Fu	**	-0	+0	**	+Fu	+∞	NaN1
	+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when subtracting various types of numbers from FDt and the intermediate result from multiplication.

Table 39. FMSUBD results

		I	nterme	diate re	sult fro	m mult	iplicatio	on (MIR	P)	
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	IVO1	-∞	IVO1	-∞	-∞	-∞	-∞	-∞	NaNm
	- N	+∞	±F	IVO1	FDt	FDt	DIE	-F	-∞	NaNm
	-DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
ED4	-0	+∞	MIR'	IVO1	±0	-0	DIE	MIR'	-∞	NaNm
FDt	+0	+∞	MIR'	IVO1	+0	±0	DIE	MIR'	-∞	NaNm
	+DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
	+N	+∞	+F	IVO1	FDt	FDt	DIE	±F	-∞	NaNm
	+∞	+∞	+∞	IVO1	+∞	+∞	+∞	+∞	IVO1	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FDa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FDb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FDa or the SNaN from FDb if FDa is a QNaN
 - the QNaN from FDa if FDb is also a QNaN
- NaNt Means a QNaN from FDt or a QNaN converted from a SNaN from FDt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FDt or the SNaN from MIR if FDt is a QNaN
 - the QNaN from FDt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When c - ($a \times b$) is exactly zero, the sign of the result shall be determined by the rules described by the FSUBD description. When the exact result of c - ($a \times b$) is non-zero yet the result is zero because of rounding, the zero results takes the sign of the exact result.



Operations:

```
FDt = FDt - (FDa * FDb);
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)


Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FMULD (Floating-point Multiplication Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FMULD FDt, FDa, FDb

Purpose: Multiply the double-precision floating-point values in two registers.

Description: The double-precision floating-point value in FDa is multiplied with the double-precision floating-point value in FDb. And the floating-point result is written to FDt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when multiplying various types of numbers.

Table 40. FMULD results

					Fl	Da				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	+∞	+∞	IVO	IVO	-∞	-∞	-∞	NaNa
	- N	+∞	+F	*	+0	-0	*	-F	-∞	NaNa
EDL	-DN	+∞	*	*	+0	-0	*	*	-∞	NaNa
FDb	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaNa
	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaNa
	+DN	-∞	*	*	-0	+0	*	*	+∞	NaNa
	+ N	-∞	-F	*	-0	+0	*	+F	+∞	NaNa



				Fl	Da				
+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaNa
NaN	NaNb	NaNc							

Official

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FDa or a QNaN converted from a SNaN from FDa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FDb or a QNaN converted from a SNaN from FDb by changing its most significant fraction bit from 0 to 1.

NaNc Means a QNaN converted from

- A SNaN from FDa or from FDb if FDa is a QNaN
- A QNaN from FDa if FDb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Operations:

FDt = FDa * FDb;

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FNMADDD (Floating-point Negate Multiply and Add

Double-precision)

Type: 32-Bit floating-point DP VI extension (FMA optional)

Release

Format:

3	31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
	0	CC)P	EI	FDt FDa		Da	Б	Db	1000		0	0	100	00
	0 FDt		Dί	r.	Da	r.	טט	FNMA	DDD	CI	P0	FI	D1		

Syntax: FNMADDD FDt, FDa, FDb

Purpose: Multiply the double-precision floating-point values of two registers and then accumulate and negate the result to the third register.

Description: The double-precision floating-point value in FDa is multiplied with the double-precision floating-point value in FDb. And the multiplication result with unbounded range and precision is added with the floating-point value in FDt. The rounded addition result is negated and then written back to FDt. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FDt, FDa, FDb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FDa and FDb.



Table 41. FNMADDD multiplication intermediate results

					FI)a				
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN
	-∞	+∞	fit"la	+∞	IVO	IVO	-∞	-∞	-∞	NaN1
	-N	+∞	+Fu	*'	+0	-0	*'	-Fu	-∞	NaN1
	-DN	18	legs	Î D	+0	-0	**	**	-∞	NaN1
EDF	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1
FDb	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1
	+DN	-∞	**	**	-0	+0	**	**	+∞	NaN1
	+ N	-∞	-Fu	**	-0	+0	**	+Fu	+∞	NaN1
	+∞	-∞	-∞	-8	IVO	IVO	+∞	+8	+∞	NaN1
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3

The following table shows the final results obtained when adding and negating various types of numbers from FDt and the intermediate result from multiplication.

Table 42. FNMADDD results

		I	nterme	diate re	sult fro	m multi	iplicatio	on (MIR	P)	
		-∞	-Fu	IVO	-0	+0	DIE	+Fu	+∞	NaN
	-∞	+∞	+∞	IVO1	+∞	+∞	+∞	+∞	IVO1	NaNm
	-N	+∞	+F	IVO1	-FDt	-FDt	DIE	$\mp \mathbf{F}$	-∞	NaNm
	-DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
ED4	-0	+∞	-MIR'	IVO1	+0	∓0	DIE	-MIR'	-∞	NaNm
FDt	+0	+∞	-MIR'	IVO1	∓ 0	-0	DIE	-MIR'	-∞	NaNm
	+DN	+∞	*	IVO1	*	*	DIE	*	-∞	NaNm
	+ N	+∞	$\mp \mathbf{F}$	IVO1	-FDt	-FDt	DIE	-F	-∞	NaNm
	+∞	IVO1	-∞	IVO1	-∞	-8	-8	-∞	-∞	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FDa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FDb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FDa or the SNaN from FDb if FDa is a QNaN
 - the QNaN from FDa if FDb is also a QNaN
- NaNt Means a QNaN from FDt or a QNaN converted from a SNaN from FDt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FDt or the SNaN from MIR if FDt is a QNaN
 - the QNaN from FDt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When $(a \times b) + c$ is exactly zero, the sign of the result shall be determined by negating the rules described by the FADDD description. When the exact result of $(a \times b) + c$ is non-zero yet the result is zero because of rounding, the zero results takes the negating sign of the exact result.



Operations:

```
FDt = - (FDt + (FDa * FDb));
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FNMSUBD (Floating-point Negate Multiply and Subtraction

Double-precision)

Type: 32-Bit floating-point DP VI extension (FMA optional)

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
	CC	P	171	*	EI) a	171	Db	10	01	0	0	100	00
0	110	101	FI	Jl	F1	Oa	r.	DD	FNMS	SUBD	CF	20	FI	D 1

Syntax: FNMSUBD FDt, FDa, FDb

Purpose: Multiply the double-precision floating-point values of two registers and then subtract the value of the third register from the multiplication result.

Description: The double-precision floating-point value in FDa is multiplied with the double-precision floating-point value in FDb. And the multiplication result with unbounded range and precision is being subtracted by the floating-point value in FDt. The rounded subtraction result is then written back to FDt. It is equivalent to a negation of the result generated by a FMSUBD instruction. This instruction is implemented if FPCFG.FMA register field is equal to 1.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

If (FDt, FDa, FDb) contains the following content as (c, 0, infinity) or (c, infinity, 0), an Invalid operation exception will be raised even if c is a QNaN.

The following table shows the intermediate results obtained when multiplying various types of numbers from FDa and FDb.



Table 43. FNMSUBD multiplication intermediate results

		FDb											
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN			
	-∞	+∞	fit [®] a	+∞	IVO	IVO	-∞	-∞	-∞	NaN1			
	-N	+∞	+Fu	*,	+0	-0	*'	-Fu	-∞	NaN1			
	-DN	18	E ₄ 5	L *	+0	-0	**	**	-∞	NaN1			
EDa	-0	IVO	+0	+0	+0	-0	-0	-0	IVO	NaN1			
FDa	+0	IVO	-0	-0	-0	+0	+0	+0	IVO	NaN1			
	+DN	-∞	**	**	-0	+0	**	**	+∞	NaN1			
	+ N	-∞	-Fu	**	-0	+0	**	+Fu	+∞	NaN1			
	+∞	-∞	-∞	-∞	IVO	IVO	+∞	+∞	+∞	NaN1			
	NaN	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN2	NaN3			

The following table shows the final results obtained when subtracting various types of numbers from FDt and the intermediate result from multiplication.

Table 44. FNMSUBD results

		I	nterme	diate re	sult fro	m mult	iplicatio	on (MIR	P)	
		-∞	-Fu	IVO	-0	-0 +0 D		+Fu	+∞	NaN
	-∞	IVO1	+∞	IVO1	+∞	+∞	+∞	+∞	+∞	NaNm
	-N	-∞	$\mp \mathbf{F}$	IVO1	-FDt	-FDt	DIE	+F	+∞	NaNm
	-DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
ED4	-0	-∞	MIR'	IVO1	∓0	+0	DIE	MIR'	+∞	NaNm
FDt	+0	-∞	MIR'	IVO1	-0	∓ 0	DIE	MIR'	+∞	NaNm
	+DN	-∞	*	IVO1	*	*	DIE	*	+∞	NaNm
	+ N	-∞	-F	IVO1	-FDt	-FDt	DIE	手 F	+∞	NaNm
	+∞	-∞	-∞	IVO1	-∞	-∞	-∞	-∞	IVO1	NaNm
	NaN	NaNt	NaNt	IVO2	NaNt	NaNt	NaNt	NaNt	NaNt	NaNn



- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- Fu Means a finite floating-point value (N, DN) with unbounded range and precision.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception
- IVO1 Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- IVO2 Means invalid operation exception. If trapping is disabled, deliver NaNt (see below) as the result.
- DIE Means denorm input exception
- MIR' Means the properly rounded MIR
- NaN1 Means the NaN from FDa (it can be either SNaN or QNaN).
- NaN2 Means the NaN from FDb (it can be either SNaN or QNaN).
- NaN3 Means a NaN from
 - the SNaN from FDa or the SNaN from FDb if FDa is a QNaN
 - the QNaN from FDa if FDb is also a QNaN
- NaNt Means a QNaN from FDt or a QNaN converted from a SNaN from FDt by changing its most significant fraction bit from 0 to 1.
- NaNmMeans a QNaN from MIR or a QNaN converted from a SNaN from MIR by changing its most significant fraction bit from 0 to 1.
- NaNn Means a QNaN converted from
 - the SNaN from FDt or the SNaN from MIR if FDt is a QNaN
 - the QNaN from FDt if MIR is also a QNaN
- *' Indicates Fu (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

When c - ($a \times b$) is exactly zero, the sign of the result shall be determined by negating the rules described by the FSUBD description. When the exact result of c - ($a \times b$) is non-zero yet the result is zero because of rounding, the zero results takes the negating sign of the exact result.



Operations:

```
FDt = - (FDt - (FDa * FDb));
```

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)

Denorm input (for non-denorm-support FPU)

Floating-point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All



FSI2D (Floating Point Convert From Signed Integer

Double-precision)

Type: 32-Bit floating-point DP V1 extension

Release

Format:

31	30	25	24	20	19	15	14	10	9	6	5	4	3	0
0	CC	P	EI	Dt	E	Sa	011	100	11	11	0	0	10	00
	110	101	ГІ	Dί	Γí	oa .	FS	12D	F2	OP	CI	P0	FI	D1

Syntax: FSI2D FDt, Fsa

Purpose: Convert a 32-bit signed integer to a double-precision floating point value.

Description: The signed integer value in FSa is converted to a double-precision floating-point value. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FDt. An integer zero is converted to +0, not -0.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FDt = ConvertSI2D(SI(FSa));

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)


Floating Point Exceptions:

Privilege level: All



FSQRTD (Floating-point Square Root Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FSQRTD FDt, Fda

Purpose: Compute square root from a double-precision floating-point value.

Description: The square root of the double-precision floating-point value in FDa is computed by this instruction. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FDt. If the floating-point value in FDa is -0, the result is -0. If the floating-point value in FDa is less than 0, an Invalid Operation exception is generated.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when taking the square root of various types of numbers.

Table 45. FSQRTD results

FDa	FDt
-∞	IVO
-N	IVO
-DN	IVO
-0	-0



	FDa	FDt
	+0	+0
	+DN	*
Offici	+N	+F
	+∞	+∞
Relea	SE NaN	NaN'

- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaN' Means a QNaN from FDa or a QNaN converted from a SNaN from FDa by changing its most significant fraction bit from 0 to 1.
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"Except that SquareRoot(-0) shall be -0, every valid square root shall have a positive sign."

Operations:

FDt = SQRT(FDa);

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When SP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact




Privilege level: All





FSUBD (Floating-point Subtraction Double-precision)

Type: 32-Bit floating-point DP V1 extension



Syntax: FSUBD FDt, FDa, FDb

Purpose: Subtract the double-precision floating-point values in two registers.

Description: The double-precision floating-point value in FDb is subtracted from the double-precision floating-point value in FDa. And the floating-point result is written to FDt.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

The following table shows the results obtained when subtracting various types of numbers.

Table 46. FSUBD results

		FDa												
		-∞	-N	-DN	-0	+0	+DN	+ N	+∞	NaN				
	-∞	IVO	+∞	+∞	+∞	+∞	+∞	+∞	+∞	NaNa				
	-N	-∞	±F	*	-FDb	-FDb	*	+F	+∞	NaNa				
FDb	-DN	-80	*	*	*	*	*	*	+∞	NaNa				
	-0	-80	FDa	*	±0	+0	*	FDa	+∞	NaNa				
	+0	-∞	FDa	*	-0	±0	*	FDa	+∞	NaNa				
	+ DN	-∞	*	*	*	*	*	*	+∞	NaNa				



	FDa											
+ N	-∞	-F	*	-FDb	-FDb	*	±F	+∞	NaNa			
+∞	-∞	-∞	-∞	-∞	-∞	-∞	-∞	IVO	NaNa			
NaN	NaNb	NaNc										

- Release
- N Means normalized finite floating-point value.
- DN Means denormalized finite floating-point value.
- F Means a finite floating-point value (N, DN) which may involve underflow, overflow handling to become (N, DN, ∞) .
- IVO Means invalid operation exception. If trapping is disabled, deliver the default QNaN as the result.
- NaNa Means a QNaN from FDa or a QNaN converted from a SNaN from FDa by changing its most significant fraction bit from 0 to 1.
- NaNb Means a QNaN from FDb or a QNaN converted from a SNaN from FDb by changing its most significant fraction bit from 0 to 1.
- NaNc Means a QNaN converted from
 - A SNaN from FDa or from FDb if FDa is a QNaN
 - A QNaN from FDa if FDb is also a QNaN
- * Indicates F (if denormal calculation is supported) or denorm input exception (if denormal calculation is not supported and Flush-to-zero mode is disabled) or the same result as if the DN operand is a correctly signed zero (if denormal calculation is not supported and Flush-to-zero mode is enabled)

Note that IEEE-754 standard states that

"When the difference of two operands with like signs is exactly zero, the sign of that difference shall be + in all rounding modes except round toward $-\infty$, in which mode that sign shall be -. However, x - (-x) retains the same sign as x even when x is zero."

Operations:

FDt = FDa - FDb;

Exceptions: Reserved instruction (When FPU is not implemented) FPU disabled (When the use of FPU is not enabled)



Reserved instruction (When DP extension is not implemented, Register out-of-range)

Denorm input (for non-denorm-support FPU)

Floating Point Exceptions: Invalid operation, Inexact, Overflow, Underflow

Privilege level: All Release



FUI2D (Floating Point Convert From Unsigned Integer

Double-precision)

Type: 32-Bit floating-point DP V1 extension

Release

Format:

31	30 25	24 20	19 15	14 10	9 6	5 4	3 0
0	COP	FDt	FSa	01000	1111	00	1000
U	110101	rDt	гза	FUI2D	F2OP	CP0	FD1

Syntax: FUI2D FDt, Fsa

Purpose: Convert a 32-bit unsigned integer to a double-precision floating point value.

Description: The unsigned integer value in FSa is converted to a double-precision floating-point value. The floating-point result is rounded based on the rounding mode in FPCSR and the rounded result is written to FDt. An integer zero is converted to +0, not -0.

The floating-point register numbers are in the range of [0, Max-1] defined by the FPCFG.FREG field. Any register number outside this range will generate a Reserved Instruction exception.

Operations:

FDt = ConvertSI2D(UI(FSa));

Exceptions: Reserved instruction (When FPU is not implemented)

FPU disabled (When the use of FPU is not enabled)

Reserved instruction (When DP extension is not implemented, Register

out-of-range)



Floating Point Exceptions:

Privilege level: All





4. Related Register definitions

4.1. Floating-Point Control Status Register

Type: FPU internal register

Mnemonic Name: FPCSR COSE

12	11	10	9	8	7	6	5	4	3	2	1 0
DNZ	IEXE	UDFE	OVFE	DBZE	IVOI	E IEX	UDI	OVF	DBZ	IVO	RM
31				20	19	18	17	16	15	14	13
		Reserved			RIT	DNIT	IEXT	UDFT	OVFT	DBZT	IVOT

The Floating-Point Control Status register contains several fields which controls the rounding mode behavior, the IEEE exception trapping behavior, the demoralized number handling mode, and records the IEEE exception status.

This register can be read by using the FMFCSR instruction and can be written by using the FMTCSR instruction in both user and superuser mode. The IEEE cumulative exception flags will be set by hardware when an untrapped IEEE floating-point exception has happened. The floating-point exception type fields will be updated by hardware when a trapped floating-point exception has been taken.

A DSB instruction is needed after the FMTCSR instruction in order for the following floating-point instruction to see the updated FPCSR content and its side effects.



Field Name	Bits		Description	Туре	Reset
RM	O ₂ ffic R(t ₂ 0)e	Rounding Value 1 1 3	Meaning Round to Nearest Even Round towards Plus Infinity Round towards Minus Infinity Round towards Zero	RW	0
IVO	1 (2)	IEEE Inva	lid Operation (IVO) cumulative flag. It is set when an untrapped tion has happened.	RW	0
DBZ	1 (3)	IEEE Dividence exception	de by Zero (DBZ) cumulative flag. It is set when an untrapped stion has happened.	RW	0
OVF	1 (4)	flag. It is s	rflow (OVF) cumulative exception et when an untrapped OVF has happened.	RW	0
UDF	1 (5)	exception	erflow (UDF) cumulative flag. It is set when an untrapped otion has happened.	RW	0
IEX	1 (6)	flag. It is s	act (IEX) cumulative exception et when an untrapped IEX has happened.	RW	0
IVOE	1 (7)	IEEE Inva trapping e Value 0	lid Operation (IVO) exception nable. Meaning IVO exception trapping is disabled. IVO exception trapping is	RW	0



Field Name	Bits		Description	Туре	Reset
		IEEE Divi	de by Zero (DBZ) exception nable.		
	Offic	Value	Meaning		
DBZE	R@le	ase)	DBZ exception trapping is disabled.	RW	0
		1	DBZ exception trapping is enabled.		
OVFE	1 (9)	IEEE Over enable. Value 0	Meaning OVF exception trapping is disabled. OVF exception trapping is	RW	0
		IEEE Und enable.	enabled. erflow (UDF) exception trapping		
		Value	Meaning		
UDFE	1 (10)	0	UDF exception trapping is disabled.	RW	0
		1	UDF exception trapping is enabled.		



Field Name	Bits		Description	Туре	Reset
		IEEE Inea	xct (IEX) exception trapping		
	Offic	Value	Meaning		
IEXE	R#le	ase)	IEX exception trapping is disabled.	RW	0
		1	IEX exception trapping is enabled.		
		Denormal	ized flush-to-Zero mode.		
		Value	Meaning	RW	
			Denormalized number		
			Flush-to-Zero mode is off.		
			Denormalized inputs will		
			generate a Denorm input		
		0	arithmetic exception.		
	1		Denormalized result will		
DNZ			generate an underflow		0
	(12)		exception.		
			Denormalized number		
			Flush-to-Zero mode is on.		
			Denormalized inputs and		
		1	result will be turned into 0		
			and no Denorm input and		
			underflow arithmetic		
			exception is generated.		



Field Name	Bits	Description	Туре	Reset
IVOT	Qisfic Rele	Invalid Operation exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a trappable invalid operation exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0
DBZT	1 (14)	Divide-by-zero exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a trappable divide-by-zero exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0
OVFT	1 (15)	Overflow exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a trappable overflow exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0
UDFT	1 (16)	Underflow exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a		0
IEXT	1 (17)	Inexact exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a trappable inexact exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0



Field Name	Bits	Description	Туре	Reset
DNIT	Qaffic Rele	Denormalized-input exception type. This bit is set when Andes core decides to take a FPU exception and the exception type is a denormalized-input exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0
RIT	1 (19)	Reserved instruction exception type. This bit is set when Andes core decides to take a FPU exception (i.e. CPO exception) and the exception type is a Reserved instruction exception. This bit is cleared when Andes core decides to take a different type of FPU exception.	RO	0
Reserved	12 (31,20)		RAZWI	0



4.2. Floating-Point Configuration Register

Type: FPU internal register Mnemonic Name: FPCFG

The Floating-point Configuration register contains floating-point extension implementation information such as single-precision, double-precision capabilities, ISA version number, and the number of floating-point registers.

This register can be read by using FMFCFG instruction in both user and superuser mode. And this register cannot be written.

31 27	26	22	21	5	4	3	2	1	0
AVER	II	MVER			FMA	FR	EG	DP	SP

Field Name	Bits		Description	Туре	Reset
SP	1 (0)	Indicates i	if SP extension exists?	RO	IM
DP	1 (1)	Indicates i	if DP extension exists?	RO	IM
FREG	2 (3,2)		rer of single/double-precision oint registers implemented. Meaning 8 SP / 4 DP registers 16 SP / 8 DP registers 32 SP / 16 DP registers 32 SP / 32 DP registers	RO	IM




Field Name	Bits	Description	Туре	Reset
FMA	Office Rele 1 (4)	Indicates if fused-multiply-add instructions are supported in FPU or not. Value	RO	IM
Reserved	17 (21,5)	RAZWI		0
IMVER	5 (26,22)	Indicates the FPU implementation and revision number.	RO	IM
AVER	5 (31,27)	Indicates the FPU ISA extension architecture version number.	RO	IM



4.3. Additional definitions for CPU_VER register

To indicate if there is any coprocessor (or FPU) extension support in a CPU core, a new definition for the CFGID field (bit 3) is added as follows:




Field name	Bits		Description	Туре	Reset
		configurat	stinguish any other minor ion differences. The current is as follows: Meaning		
	16	Bit (0)	Performance extension exists?	RO	IM
(CFGID)	(15,0)	Bit (1)	16-bit extension exists?		
		Bit (2)	Performance extension 2 exists?		
		Bit (3)	COP/FPU extension exists?		
		Bit (4)	String extension exists?		



4.4. Additional definitions for ITYPE register

For the arithmetic exception in the general exception vector entry point, the following fields are defined as follows:



Field Name	Bits		Description	Туре	Reset
Field Name SUB_TYPE	4 (19,16)	when happed Value 0 1 2 3-15 2. Indicate	1. Indicates arithmetic exception type when an arithmetic exception has happened. The encoding is as follows: Value Meaning O Reserved INT Divide by Zero (for DIV, DIVS) 2 Integer Overflow (for DIVS) 3-15 - 2. Indicates coprocessor exception type		Reset
		when a coprocessor exception has happened. The encoding is as follows:			
		Value	Meaning		
		0	Reserved		
		1	Coprocessor disabled exception		
		2	Coprocessor exception. Please check coprocessor exception status for details.		
		3-15	-		



Field Name	Bits	Description	Туре	Reset
CPID	2 (21,20)	Indicates the ID number of the coprocessor which generates the exception.		





4.5. FPU and Coprocessor Existence Configuration Register

Type: AndesCore configuration system register

Mnemonic Name: cr6 (FUCOP_EXIST)

IM Requirement: Required

Access Mode: Superuser

SR Value {Major, Minor, Extension}: {0, 5, 0}

This system register indicates the existence status of the coprocessors and the floating-point unit. Note that the floating-point unit existence is a combination of "CPOEX" and "CPOISFPU" (i.e. CR6.CPOEX is 1 and CR6.CPOISFPU is 1).

 31
 30
 4
 3
 2
 1
 0

 CP0ISFPU
 CP3EX
 CP2EX
 CP1EX
 CP0EX

Bits		Description	Туре	Reset
	Coprocess	Coprocessor #0 existence status bit.		
	Value	Meaning		
		Coprocessor #0 does not		
1		exist. Any encountering of	PO	IM
(0)	0	Coprocessor #0 instruction	, KO	11V1
		will cause "Reserved		
		instruction" exception.		
	1	Coprocessor #0 exists.		
	Coprocess	or #1 existence status bit.		
	Value	Meaning		
1		Coprocessor #1 does not	RO	IM
(1)		exist. Any encountering of	100	1141
		coprocessor #1 instruction		
		will cause "Reserved		
	1 (0)	Coprocess Value 1 (0) 0 Coprocess Value 1 Coprocess Value	Coprocessor #0 existence status bit. Value Meaning Coprocessor #0 does not exist. Any encountering of (0) Coprocessor #0 instruction will cause "Reserved instruction" exception. 1 Coprocessor #0 exists. Coprocessor #1 existence status bit. Value Meaning Coprocessor #1 does not exist. Any encountering of coprocessor #1 instruction	Coprocessor #0 existence status bit. Value Meaning Coprocessor #0 does not exist. Any encountering of exist. Any encountering of will cause "Reserved instruction" exception. 1 Coprocessor #0 exists. Coprocessor #0 exists. Coprocessor #0 exists. Coprocessor #0 exists. RO Coprocessor #1 existence status bit. Value Meaning Coprocessor #1 does not exist. Any encountering of coprocessor #1 instruction



Field Name	Bits		Description	Туре	Reset
		instruction" exception.			
		1	Coprocessor #1 exists.		
	Offic	Coprocess	or #2 existence status bit.		
	Rolo	Value	Meaning		
CP2EX	INCIC	asc)	Coprocessor #2 does not		
	1		exist. Any encountering of		
	(2)	0	coprocessor #2 instruction	RO	IM
			will cause "Reserved		
			instruction" exception.		
		1	Coprocessor #2 exists.		
		Coprocess	or #3 existence status bit.		
	1 (3)	Value Meaning			
			Coprocessor #3 does not		
			exist. Any encountering of		
CP3EX		0	coprocessor #3 instruction	RO	IM
			will cause "Reserved		
			instruction" exception.		
		1	Coprocessor #3 exists.		
Reserved	27 (30,4)	RAZWI		-	0
		Indicates	if Coprocessor #0 is FPU or not		
		when CP0	-		
		Value	Meaning		
CPOISFPU	1	Tarde	Coprocessor #0 is not FPU	RO	IM
01 01011 0	(31)	0	when CPOEX is 1.	100	2171
			Coprocessor #0 is FPU when		
		1	1 CPOEX is 1.		



4.6. FPU and Coprocessor Enable Control Register

Type: AndesCore system register

Mnemonic Name: fucpr (FUCOP_CTL)

IM Requirement: Required

Access Mode: Superuser

SR Value {Major, Minor, Extension}: {4, 5, 0}

This system register controls enabling/disabling of audio extension, coprocessors, and the floating-point unit. Note that the floating-point unit enable is "CP0EN" when the floating-point unit is supported (i.e. CR6.CP0EX is 1 and CR6.CP0ISFPU is 1).

31	30	4	3	2	1	0
AUEN			CP3EN	CP2EN	CP1EN	CP0EN

Field Name	Bits		Description	Туре	Reset
		Coprocess	or #0 enable bit.		
		Value	Meaning		
			Coprocessor #0 is disabled.		
	1		Any encountering of		0
CP0EN	_		Coprocessor #0 instruction	RW	
	(0)	0	when Coprocessor #0 exists		
			will cause "Coprocessor		
			disabled" exception.		
		1	Coprocessor #0 is enabled.		
		Coprocessor #1 enable bit.			
	1	Value	Value Meaning		
CP1EN	_		Coprocessor #1 is disabled.	RW	0
	(1)	0	Any encountering of		
			coprocessor #1 instruction		



Field Name	Bits	Description			Reset
Off		ial	when coprocessor #1 exists will cause "Coprocessor disabled" exception. Coprocessor #1 is enabled.		
	Neic	Coprocess	or #2 enable bit. Meaning		
CP2EN	1 (2)	0	Coprocessor #2 is disabled. Any encountering of coprocessor #2 instruction when coprocessor #2 exists will cause "Coprocessor disabled" exception.	RW	0
		1	Coprocessor #2 is enabled.		
CP3EN	1 (3)	Coprocessor #3 enable bit. Value Meaning Coprocessor #3 is disabled. Any encountering of coprocessor #3 instruction when coprocessor #3 exists will cause "Coprocessor disabled" exception. Coprocessor #3 is enabled.		RW	0
Reserved	27 (30,4)	RAZWI		-	-



Field Name	Bits		Description	Туре	Reset
AUEN	Office 1 R(31)e	Audio exte	Audio extension is disabled. Any encountering of Audio extension instruction when Audio extension exists will cause "Audio extension disabled" exception.	RW	0
		1	Audio extension is enabled.		



5. Instruction Latency for Andes FPU Implementations

This chapter should be in each Andes FPU implementation guide. It is here for easy reference.

5.1. FPU Implementation for N13/N12/N10/D10

Official

This section describes the N13/N12/N10/D10 FPU instruction latency between a producer instruction and a corresponding consumer instruction. This information is useful for compiler optimization of instruction scheduling.

Terminology

- Producer: an instruction that produces a new register state.
- Consumer: an instruction that consumes the new register state produced by a producer.
- Latency: the minimum number of cycles between the completion of a producer and that of a consumer. Assuming a producer and a corresponding consumer cannot complete at the same time, the smallest possible latency is 1.
- Bubble: the minimum number of extra cycles that exceeds the smallest possible latency (i.e.
 1) between the completion of a producer and that of a consumer. Thus it is equal to (latency 1).
- FPU Pipelined latency (PL): the minimum number of cycles between the completion of a
 producer and that of a consumer that is caused by successive FPU pipeline stages. Inserting
 a minimum number of (PL-1) independent FPU instructions between the producer and the
 consumer will make the use of FPU pipeline resources more efficient.
- FPU Self-stalled bubble (SBB): the fixed number of extra cycles that will cause FPU pipeline stall by a producer. Inserting a minimum number of SBB independent integer instructions between the producer and the consumer will make the use of pipeline resources more efficient.
- Observed latency (= PL + SBB): the total observed minimum number of cycles between the completion of a producer and that of a consumer.



Table 47. N13/N12/N10/D10 FPU Instruction Latency Table

No	Producer	FPU Consumer	FPU Pipelined Latency	FPU Self-stalled Bubble	Observed Latency
1	FADDx, FSUBx, Fx2y,	FSR/FDR Please	5	0	5
2	FMULS	FSR	5	0	5
3	FMULD	FDR	5	1	6
4	FDIVS, FSQRTS	FSR	5	14	19
5	FDIVD, FSQRTD	FDR	5	28	33
6	FCMP*x, FABSx, FCPY*x, FCMOV*x	FSR/FDR	2	0	2
7	FMTSR, FLS (D\$ hit)	FSR	5	0	5
8	FMTDR, FLD (D\$ hit)	FDR	5	1	6
9	FMFSR	GPR_E1	2	1	3
9	FWIFSK	GPR_E2	1	1	2
		GPR_E1 (even # reg)	1	2	3
10	FMFDR	GPR_E1 (odd # reg)	2	2	4
		GPR_E2 (all reg)	1	2	3



5.1.1. Instruction Sequence Penalty Cycles for N10/D10

The following table lists the penalty (bubble) cycles between a producer instruction (F1) that has a pipelined latency of 5 cycles and its consumer instruction (F2) depending on various number of data-independent integer (i) and floating-point (f) instructions inserted between F1 and F2.

F1 can be the following instructions,

No.	F1 (Producer)	Register Produced.
1	FADDx, FSUBx,	FSR or FDR
1	Fx2y,	rsk or fDk
2	FMULS	FSR
3	FMULD	FDR
4	FDIVS, FSQRTS	FSR
5	FDIVD, FSQRTD	FDR

Table 48. Cycle Penalty between Dependent Floating-point Instructions

Penalty (bubble) cycles	Instruction Sequenes
4	{F1, F2}
3	{F1, i, F2},
3	{F1, f, F2}
	{F1, i, i, F2},
2	{F1, f, f, F2},
٤	{F1, i, f, F2},
	{F1, f, i, F2}
	{F1, i, i, i, F2},
	{F1, f, f, f, F2},
1	{F1, f, f, i, F2},
1	{F1, f, i, f, F2},
	{F1, i, f, f, F2},
	{F1, i, i, f, F2},



Penalty (bubble) cycles	Instruction Sequenes
	{F1, i, f, i, F2},
	{F1, f, i, i, F2}





5.2. FPU Implementation for N15/D15

This section describes the N15/D15 FPU instruction latency between a producer instruction and a corresponding consumer instruction. This information is useful for compiler optimization of instruction scheduling. \Box

Table 49. N15/D15 FPU Instruction Latency Table

No	Producer	FPU Consumer	Data ready Stage	FPU Pipelined Latency	FPU Self-stalled Bubble	Observed Latency
1	FADDx, FSUBx, Fx2y,	FSR/FDR	RF	4	0	4
2	FMULS	FSR	RF	4	0	4
3	FMULD	FDR	RF	4	1	5
4	F(N)MADDS, F(N)MSUBS	FSR	RF	4	2	6
5	F(N)MADDD, F(N)MSUBD	FDR	RF	4	3	7
6	FDIVS, FSQRTS	FSR	RF	4	14	18
7	FDIVD, FSQRTD	FDR	RF	4	28	32
8	FCMP*x, FABSx, FCPY*x, FCMOV*x	FSR/FDR	F2	2	0	2
9	FMTSR, FMTDR	FSR/FDR	F1	1	0	1
10	FLS, FLD (D\$ hit)	FSR/FDR	F3	3	0	3



No	Producer	FPU Consumer	Data ready Stage	FPU Pipelined Latency	FPU Self-stalled Bubble	Observed Latency
11	FMTCSR	FPCSR	RF	4	0	4
12	FMFCSR	JTGPR al	EX	1	0	1
13	FMFSR, FMFDR	Release	EX	1	0	1



6. IEEE Standard Compliance

A subset of IEEE Standard for Binary Floating-Point Arithmetic (ANSI/IEEE Standard 754-1985) is provided by the Andes floating-point instruction extension. This section describes how to conform to the Standard using these instructions.

6.1. Choices for IEEE Options

6.1.1. Supported Format

Andes FPU architecture supports IEEE *single-precision* and *double-precision* formats. When FPCFG.SP is set the *single-presision* format is supported in the implementation. When FPCFG.DP is set the *double-precision* format is supported in the implementation. The current FPU architecture mandates that when the *double* format is supported, the *single* format should be supported as well.

6.1.2. Underflow Detection

Underflow exception is generated based on two correlated events: *tininess* and *loss of accuracy*. In Andes FPU architecture, *tininess* is detected "*after rounding*" and *loss of accuracy* is detected as "*an inexact result*".



6.1.3. Delivery of Comparison Result

The result of a comparison is delivered as a true-false response to a predicate named in the instruction mnemonic.

Andes FPU architecture provides hardware support for the IEEE Standard required six predicates $(=, \neq, <, \leq, \geq, >)$ and the optional un-ordered predicate. The other 19 optional predicates can be constructed from sequences of two comparisons and two branches.

Two flavors of compare instructions are provided to assist in different IVO exception generation behaviors specified in Table 4 of the IEEE 754 standard specification.



7. Floating point instruction encoding

opc_6 Encoding

op	code	0	fficia		bit 27-25				
bit 30-28		oRe	eleas	e 2	3	4	5	6	7
DIC	30-20	000	001	010	011	100	101	110	111
0	000	LBI	LHI	LWI	LDI	LBI.bi	LHI.bi	LWI.bi	LDI.bi
1	001	SBI	SHI	SWI	SDI	SBI.bi	SHI.bi	SWI.bi	SDI.bi
2	010	LBSI	LHSI	LWSI	DPREFI	LBSI.bi	LHSI.bi	LWSI.bi	
3	011	LWC/0	SWC/0	LDC/0	SDC/0	MEM	LSMW		
4	100	ALU_1	ALU_2	MOVI	SETHI	JI	JREG	BR1	BR2
5	101	ADDI	SUBRI	ANDI	XORI	ORI		SLTI	SLTSI
6	110	AEXT	CEXT	MISC			COP/O		
7	111								

COP/0 (Coprocessor #0 Space: b[5:4] = 0b00)

opc	ode	Bit 1-0				
Bit 3-2		0	1	2	3	
DIU	3- 2	00	01	10	11	
0	00	FS1	MFCP	FLS(.bi)	FLD(.bi)	
1	01	FS2	*	*	*	
2	10	FD1	MTCP	FSS(.bi)	FSD(.bi)	
3	11	FD2	*	*	*	

^{*} These six reserved fields are checked by the main processor.



FS1

opc	ode	Bit 7-6				
Bit 9-8		0	1	2	3	
DIC		C190	01	10	11	
o P	€	FADDS	FSUBS	FCPYNSS	FCPYSS	
1	01	FMADDS	FMSUBS	FCMOVNS	FCMOVZS	
2	10	FNMADDS	FNMSUBS			
3	11	FMULS	FDIVS		F2OP	

FS1/F2OP

opc	ode		Bit 11-10		
D:+ 1	4-12	0	1	2-3	
DIU I	4-12	00	01	1x	
0	000	FS2D	FSQRTS		
1	001		FABSS		
2	010	FUI2S			
3	011	FSI2S			
4	100	FS2UI			
5	101	FS2UI.z			
6	110	FS2SI			
7	111	FS2SI.z			



FS2

opc	ode	Bi	t 6	
Bit 9-7		0	1	
DIL	9 m		1	
o P	000	asefcmpeqs	FCMPEQS.e	
1	001	FCMPLTS	FCMPLTS.e	
2	010	FCMPLES	FCMPLES.e	
3	011	FCMPUNS	FCMPUNS.e	
4-7	1xx			

FD1

opcode		Bit 7-6				
Bit 9-8		0	1 2		3	
DIU	9-0	00	01	10	11	
0	00	FADDD	FSUBD	FCPYNSD	FCPYSD	
1	01	FMADDD	FMSUBD	FCMOVND	FCMOVZD	
2	10	FNMADDD	FNMSUBD			
3	11	FMULD	FDIVD		F2OP	



FD1/F2OP

opc	opcode		Bit 11-10	
Dit 1	19	0	1	2-3
Bit	4-12		01	1x
oP	000	asfD2S	FSQRTd	
1	001		FABSD	
2	010	FUI2D		
3	011	FSI2D		
4	100	FD2UI		
5	101	FD2UI.z		
6	110	FD2SI		
7	111	FD2SI.z		

FD2

opc	opcode Bit (t 6
Dia	7	0	1
ы	9-7	0	1
0	000	FCMPEQD	FCMPEQD.e
1	001	FCMPLTD	FCMPLTD.e
2	010	FCMPLED	FCMPLED.e
3	011	FCMPUND	FCMPUND.e
4-7	1xx		



MFCP/MTCP

opc	ode	Bit 7-6					
Dit	9-8-	0	1	2	3		
Dit			01	10	11		
o P	lede	FMFSR /	FMFDR /	*			
	00	FMTSR	FMTDR				
1	01			*			
2	10			*			
3	11	XR		*			

^{*} These four reserved fields are checked by the main processor.

XR

	Bit 14-10	Group
0	00000	FMFCFG
1	00001	FMFCSR / FMTCSR
2-31	00010 - 11111	

FLS/FSS/FLD/FSD

Bit 7-6 Instruction		Instruction
0	00	FLS / FSS / FLD / FSD
1	01	*
2	10	FLS.bi / FSS.bi / FLD.bi / FSD.bi
3	11	*

^{*} These two reserved fields are checked by the main processor.



LWC/0, SWC/0, LDC/0, SDC/0 (Coprocessor #0 Space: b[14:13] = 0b00)

Bit 12		Instruction
0		FLSI / FSSI / FLDI / FSDI
PI	ICIAI _{FL}	SI.bi / FSSI.bi / FLDI.bi / FSDI.bi

Note: a coprocessor implementation should check all fields/encodings it does not use for reserved instruction exception even if some aforementioned fields are checked by the main processor. This is because a coprocessor design implemented earlier may connect with a main processor based on a newer version of coprocessor ISA architecture that will define new instructions from these reserved fields. If a coprocessor implementation does not check these reserved fields, then the newly-defined coprocessor instructions which were not implemented in the coprocessor earlier will pass the main processor and the coprocessor pipeline without generating any reserved exception.

	Instructions present if SP or DP is implemented						
	Instructions present i	if both	SP and	DP are	e imple	mented	
	Instructions present i	Instructions present if SP is implemented					
	Instructions present	Instructions present is DP is implemented					
	•						
SP ext	ension instruction						
] 1			
DP ext	tension						
SP and	d DP extension						