

Document Number UM025-22

Date Issued

2019-06-03



Copyright Notice

Copyright © 2007-2019 Andes Technology Corporation. All rights reserved.

AndesCore™, AndeShape™, AndeSight™, AndESLive™, AndeSoft™, AndeStar™ and Andes
Custom Extension™ are trademarks owned by Andes Technology Corporation. All other
trademarks used herein are the property of their respective owners.

This document contains confidential information pertaining to Andes Technology Corporation.

Use of this copyright notice is precautionary and does not imply publication or disclosure.

Neither the whole nor part of the information contained herein may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Andes Technology Corporation.

The product described herein is subject to continuous development and improvement. Thus, all information herein is provided by Andes in good faith but without warranties. This document is intended only to assist the reader in the use of the product. Andes Technology Corporation shall not be liable for any loss or damage arising from the use of any information in this document, or any incorrect use of the product.

Contact Information

Should you have any problems with the information contained herein, you may contact Andes Technology Corporation through

- email support@andestech.com
- Website https://es.andestech.com/eservice/

Please include the following information in your inquiries:

- the document title
- the document number
- the page number(s) to which your comments apply
- a concise explanation of the problem

General suggestions for improvements are welcome.



Revision History

Rev.	Revision Date	Revised Content	
2.2	2019-06-03	Modified EX9 operation on no-use 16-bit instruction inside instruction table. (Section 9.9.1)	
2.1	2019-05-08	Modified the operation of JRALNEZ. (Section 9.8.15)	
2.0	2019-2-20	Added EX9IT extension. (Section 8, 9.9)	
1.9	2015-05-24	 Fixed several instruction mnemonic typos. Added SRIDX descriptions. Added branch target alignment exception for jump and return instructions that use registers as addressing mode. Added data alignment check for GP-implied load and store instructions. Corrected the list of exceptions for various instructions. Support JR.xTOFF, JRAL.xTON, and RET.xTOFF on all configurations by not triggering "reserved instruction exceptions." Enhanced the description summary tables for 16-bit instructions. Added definition for functions used in the description. Fixed typos in the description of Baseline V3 instructions. Added instruction summary table for Baseline V3 instructions. 	
1.8	2013-10-14	 Fixed operation description errors for BGEZAL and BLTZAL. The error happens when (Rt == R30). Added one cacheability type constraint for SMW instruction. Added IRET (Reader) in the DSB requirement table. Refine N9/N10's instruction latency table. (Section 10.2) Corrected typos and grammar errors. Fixed inconsistent formatting. Fixed heading formatting. Adjusted some writing styles for better readability. 	
	2013-3-2	 (5) Removed section 1.4 and added section 1.2 architecture versions and extended instruction sets. (6) Completeded the incompleted descriptions. 	



Rev.	Revision Date	Revised Content
		(7) Used specific/precise reference.
		(8) Refined N9/N10 Latency Table.
1.6	2011-6-2	Add bookmark
1.5	2011-5-31	Added Baseline V3 and V3m instructions.(Section 9.8)
1.4	2009-9-24	Updated descriptions for ABS/DIVR/DIVSR instructions. (Sync to internal v6.6) (Section 9.3.1, 9.7.5, 9.7.6)
1.3	2009-5-5	Added LBUP/SBUP instructions.(Section 9.7.9, 9.7.19)
1.2	2008-12-31	Added Baseline V2 instructions. (Section 4)
1.1	2008-6-13	 (1) Added N10 latency information. (Section 10.2) (2) Added Reduced Register configuration description. (Section 1.4.1)
1.0 RB	2008-2-25	Added DIV/DIVS instructions. (Section 9.2.1, 9.2.2)
1.0	2007-6-5	First version.



Table of Contents

COPYR	RIGHT NOTICE]
CONTA	ACT INFORMATION]
DEVIS	ION HISTORY OFFICIAL	n
KE V 131		11
TABLE	F TABLES	IV
LIST O	F TABLES.	XII
LIST O	F FIGURES	XIV
1. IN	TRODUCTION	1
1.1.	32/16-BIT ISA	2
1.2.	ARCHITECTURE VERSIONS AND EXTENDED INSTRUCTION SETS	3
1.3.	Data Types	4
1.4.	REGISTERS	4
1.4	1.1. Reduced Register Configuration Option	7
1.5.	Instruction Encoding	9
1.5	5.1. 32-bit Instruction Format	9
1.5	5.2. 16-bit Instruction Format	9
1.6.	Miscellaneous	10
2. 32	2-BIT BASELINE V1 INSTRUCTIONS	12
2.1.	DATA-PROCESSING INSTRUCTIONS	13
2.2.	LOAD AND STORE INSTRUCTIONS	16
2.3.	JUMP AND BRANCH INSTRUCTIONS	20
2.4.	PRIVILEGE RESOURCE ACCESS INSTRUCTIONS	22
2.5.	MISCELLANEOUS INSTRUCTIONS	24
3. 16	-BIT BASELINE V1 INSTRUCTIONS	27
3.1.	16-BIT TO 32-BIT INSTRUCTION MAPPING	27
4. 16	/32-BIT BASELINE VERSION 2 INSTRUCTIONS	32
4.1.	16-BIT BASELINE V2 INSTRUCTIONS	33
4.2.	32-BIT BASELINE V2 INSTRUCTIONS	34
5. 16	/32-BIT BASELINE VERSION 3 AND VERSION 3 MCU INSTRUCTIONS	36
5.1.	DIFFERENCES BETWEEN BASELINE V3 AND V3M INSTRUCTIONS	37
5.2.	32-BIT BASELINE V3 INSTRUCTIONS	40
5.3.	16-BIT BASELINE V3 INSTRUCTIONS	42



6.	32-I	BIT ISA EXTENSIONS	44
	6.1.	PERFORMANCE EXTENSION V1 INSTRUCTIONS	45
	6.2.	PERFORMANCE EXTENSION V2 INSTRUCTIONS	46
	6.3.	32-BIT STRING EXTENSION	47
7.	COP	PROCESSOR EXTENSION INSTRUCTIONS	48
		91116161	
8.	16-E	Introduction	49
	8.1.	INTRODUCTION	49
	8.2.	MODIFICATION TO MSC_CFG SYSTEM REGISTER	50
	8.3.	NEW "ITB" USR	51
	8.4.	New instruction "EX9.IT" (Execution on Instruction Table)	52
9.	DET	AILED INSTRUCTION DESCRIPTION	53
	9.1.	32-BIT BASELINE V1 INSTRUCTIONS	54
	9.1.1		
	9.1.2		
	9.1.3		
	9.1.4		
	9.1.5		
	9.1.6	* '	
	9.1.7	•	
	9.1.8		
	9.1.9). BGTZ (Branch on Greater than Zero)	62
	9.1.1	0. BLEZ (Branch on Less than or Equal to Zero)	63
	9.1.1	1. BLTZ (Branch on Less than Zero)	64
	9.1.1	2. BLTZAL (Branch on Less than Zero and Link)	65
	9.1.1	3. BNE (Branch on Not Equal)	66
	9.1.1	4. BNEZ (Branch on Not Equal Zero)	67
	9.1.1	5. BREAK (Breakpoint)	68
	9.1.1	6. CCTL (Cache Control)	69
	9.1.1	7. CMOVN (Conditional Move on Not Zero)	80
	9.1.1	8. CMOVZ (Conditional Move on Zero)	81
	9.1.1	9. DPREF/DPREFI (Data Prefetch)	82
	9.1.2	20. DSB (Data Serialization Barrier)	86
	9.1.2	1. IRET (Interruption Return)	89
	9.1.2	2. ISB (Instruction Serialization Barrier)	92
	9.1.2	3. ISYNC (Instruction Data Coherence Synchronization)	94
	9.1.2	24. J (Jump)	96



9.1.25.	JAL (Jump and Link)	97
9.1.26.	JR (Jump Register)	98
9.1.27.	JR.xTOFF (Jump Register and Translation OFF)	99
9.1.28.	JRAL (Jump Register and Link)	101
9.1.29.	JRAL.xTON (Jump Register and Link and Translation ON)	102
	LB (Load Byte)	
9.1.31.	LBI (Load Byte Immediate) LBS (Load Byte Signed)	106
9.1.32.	LBS (Load Byte Signed)	108
9.1.33.	LBSI (Load Byte Signed Immediate)	110
9.1.34.	LH (Load Halfword)	112
9.1.35.	LHI (Load Halfword Immediate)	114
9.1.36.	LHS (Load Halfword Signed)	116
9.1.37.	LHSI (Load Halfword Signed Immediate)	118
9.1.38.	LLW (Load Locked Word)	120
9.1.39.	LMW (Load Multiple Word)	123
9.1.40.	LW (Load Word)	128
9.1.41.	LWI (Load Word Immediate)	130
9.1.42.	LWUP (Load Word with User Privilege Translation)	132
9.1.43.	MADD32 (Multiply and Add to Data Low)	134
	MADD64 (Multiply and Add Unsigned)	
	MADDS64 (Multiply and Add Signed)	
9.1.46.	MFSR (Move From System Register)	137
	MFUSR (Move From User Special Register)	
9.1.48.	MOVI (Move Immediate)	141
9.1.49.	MSUB32 (Multiply and Subtract to Data Low)	142
9.1.50.	MSUB64 (Multiply and Subtract Unsigned)	143
	MSUBS64 (Multiply and Subtract Signed)	
9.1.52.	MSYNC (Memory Data Coherence Synchronization)	145
9.1.53.	MTSR (Move To System Register)	148
	MTUSR (Move To User Special Register)	
	MUL (Multiply Word to Register)	
9.1.56.	MULT32 (Multiply Word to Data Low)	153
	MULT64 (Multiply Word Unsigned)	
	MULTS64 (Multiply Word Signed)	
	NOP (No Operation)	
	NOR (Bit-wise Logical Nor)	
	OR (Bit-wise Logical Or)	
	ORI (Or Immediate)	





9.1.63. RET (Return from Register)	160
9.1.64. RET.xTOFF (Return from Register and Translation OFF)	161
9.1.65. ROTR (Rotate Right)	163
9.1.66. ROTRI (Rotate Right Immediate)	
9.1.67. SB (Store Byte)	165
9.1.68. SBI (Store Byte Immediate)	167
9.1.69. SCW (Store Conditional Word)	
9.1.70. SEB (Sign Extend Byte)	173
9.1.71. SEH (Sign Extend Halfword)	174
9.1.72. SETEND (Set data endian)	175
9.1.73. SETGIE (Set global interrupt enable)	176
9.1.74. SETHI (Set High Immediate)	177
9.1.75. SH (Store Halfword)	178
9.1.76. SHI (Store Halfword Immediate)	180
9.1.77. SLL (Shift Left Logical)	182
9.1.78. SLLI (Shift Left Logical Immediate)	183
9.1.79. SLT (Set on Less Than)	184
9.1.80. SLTI (Set on Less Than Immediate)	185
9.1.81. SLTS (Set on Less Than Signed)	186
9.1.82. SLTSI (Set on Less Than Signed Immediate)	187
9.1.83. SMW (Store Multiple Word)	188
9.1.84. SRA (Shift Right Arithmetic)	193
9.1.85. SRAI (Shift Right Arithmetic Immediate)	194
9.1.86. SRL (Shift Right Logical)	195
9.1.87. SRLI (Shift Right Logical Immediate)	196
9.1.88. STANDBY (Wait for External Event)	197
9.1.89. SUB (Subtraction)	200
9.1.90. SUBRI (Subtract Reverse Immediate)	201
9.1.91. SVA (Set on Overflow Add)	202
9.1.92. SVS (Set on Overflow Subtract)	203
9.1.93. SW (Store Word)	204
9.1.94. SWI (Store Word Immediate)	206
9.1.95. SWUP (Store Word with User Privilege Translation)	208
9.1.96. SYSCALL (System Call)	210
9.1.97. TEQZ (Trap if equal 0)	211
9.1.98. TNEZ (Trap if not equal 0)	212
9.1.99. TLBOP (TLB Operation)	213
9.1.100. TRAP (Trap exception)	221



9.1.101	. WSBH (Word Swap Byte within Halfword)	222
9.1.102	2. XOR (Bit-wise Logical Exclusive Or)	223
9.1.103	S. XORI (Exclusive Or Immediate)	224
9.1.104	. ZEB (Zero Extend Byte)	225
9.1.105	ZEH (Zero Extend Halfword)	226
9.2.	2-BIT BASELINE V1 OPTIONAL INSTRUCTIONS	227
9.2.1.	DIV (Unsigned Integer Divide)	227
9.2.2.	DIVS (Signed Integer Divide)	229
9.3.	2-BIT PERFORMANCE EXTENSION INSTRUCTIONS	231
9.3.1.	ABS (Absolutle)	231
9.3.2.	AVE (Average with Rounding)	232
9.3.3.	BCLR (Bit Clear)	233
9.3.4.	BSET (Bit Set)	234
9.3.5.	BTGL (Bit Toggle)	235
9.3.6.	BTST (Bit Test)	236
9.3.7.	CLIP (Clip Value)	237
9.3.8.	CLIPS (Clip Value Signed)	238
9.3.9.	CLO (Count Leading Ones)	239
9.3.10.	CLZ (Count Leading Zeros)	240
9.3.11.	MAX (Maximum)	241
9.3.12.	MIN (Minimum)	242
9.4. 3	2-BIT PERFORMANCE EXTENSION VERSION 2 INSTRUCTIONS	243
9.4.1.	BSE (Bit Stream Extraction)	243
9.4.2.	BSP (Bit Stream Packing)	249
9.4.3.	PBSAD (Parallel Byte Sum of Absolute Difference)	254
9.4.4.	PBSADA (Parallel Byte Sum of Absolute Difference Accum)	255
9.5. 32	2-BIT STRING EXTENSION INSTRUCTIONS	256
9.5.1.	FFB (Find First Byte)	256
9.5.2.	FFBI (Find First Byte Immediate)	258
9.5.3.	FFMISM (Find First Mis-match)	260
9.5.4.	FLMISM (Find Last Mis-match)	262
9.6. 16	3-bit Baseline V1 Instructions	264
9.6.1.	ADD (Add Register)	264
9.6.2.	ADDI (Add Immediate)	266
9.6.3.	BEQS38 (Branch on Equal Implied R5)	267
9.6.4.	BEQZ38 (Branch on Equal Zero)	268
9.6.5.	BEQZS8 (Branch on Equal Zero Implied R15)	269
9.6.6.	BNES38 (Branch on Not Equal Implied R5)	270





	9.6.7.	BNEZ38 (Branch on Not Equal Zero)	271
	9.6.8.	BNEZS8 (Branch on Not Equal Zero Implied R15)	272
	9.6.9.	BREAK16 (Breakpoint)	273
		J8 (Jump Immediate)	
	9.6.11.	JR5 (Jump Register)	275
	9.6.12.	JRAL5 (Jump Register and Link)	276
	9.6.13.	LBI333 (Load Byte Immediate Unsigned)	277
	9.6.14.	LHI333 (Load Halfword Immediate Unsigned)	278
	9.6.15.	LWI333 (Load Word Immediate)	280
	9.6.16.	LWI37 (Load Word Immediate with Implied FP)	282
	9.6.17.	LWI450 (Load Word Immediate)	284
	9.6.18.	MOV55 (Move Register)	286
	9.6.19.	MOVI55 (Move Immediate)	287
	9.6.20.	NOP16 (No Operation)	288
	9.6.21.	RET5 (Return from Register)	289
	9.6.22.	SBI333 (Store Byte Immediate)	290
	9.6.23.	SEB33 (Sign Extend Byte)	291
	9.6.24.	SEH33 (Sign Extend Halfword)	292
	9.6.25.	SHI333 (Store Halfword Immediate)	293
	9.6.26.	SLLI333 (Shift Left Logical Immediate)	295
	9.6.27.	SLT45 (Set on Less Than Unsigned)	296
	9.6.28.	SLTI45 (Set on Less Than Unsigned Immediate)	297
	9.6.29.	SLTS45 (Set on Less Than Signed)	298
	9.6.30.	SLTSI45 (Set on Less Than Signed Immediate)	299
	9.6.31.	SRAI45 (Shift Right Arithmetic Immediate)	300
	9.6.32.	SRLI45 (Shift Right Logical Immediate)	301
	9.6.33.	SUB (Subtract Register)	302
	9.6.34.	SUBI (Subtract Immediate)	303
	9.6.35.	SWI333 (Store Word Immediate)	304
	9.6.36.	SWI37 (Store Word Immediate with Implied FP)	306
	9.6.37.	SWI450 (Store Word Immediate)	308
	9.6.38.	X11B33 (Extract the Least 11 Bits)	310
	9.6.39.	XLSB33 (Extract LSB)	311
	9.6.40.	ZEB33 (Zero Extend Byte)	312
	9.6.41.	ZEH33 (Zero Extend Halfword)	313
9.	7. 16	-BIT AND 32-BIT BASELINE VERSION 2 INSTRUCTIONS	314
	9.7.1.	ADDI10.sp (Add Immediate with Implied Stack Pointer)	314
		LWI37.sp (Load Word Immediate with Implied SP)	
		• • •	





	9.7.3.	SWI37.sp (Store Word Immediate with Implied SP)	317
	9.7.4.	ADDI.gp (GP-implied Add Immediate)	319
	9.7.5.	DIVR (Unsigned Integer Divide to Registers)	320
	9.7.6.	DIVSR (Signed Integer Divide to Registers)	322
	9.7.7.	LBI.gp (GP-implied Load Byte Immediate)	324
	9.7.8.	LBSI.gp (GP-implied Load Byte Signed Immediate)	325
	9.7.9.	LBUP (Load Byte with User Privilege Translation)	326
	9.7.10.	LHI.gp (GP-implied Load Halfword Immediate)	327
	9.7.11.	LHSI.gp (GP-implied Load Signed Halfword Immediate)	328
	9.7.12.	LMWA (Load Multiple Word with Alignment Check)	329
	9.7.13.	LWI.gp (GP-implied Load Word Immediate)	334
		MADDR32 (Multiply and Add to 32-Bit Register)	
	9.7.15.	MSUBR32 (Multiply and Subtract from 32-Bit Register)	336
	9.7.16.	MULR64 (Multiply Word Unsigned to Registers)	337
	9.7.17.	MULSR64 (Multiply Word Signed to Registers)	339
	9.7.18.	SBI.gp (GP-implied Store Byte Immediate)	341
	9.7.19.	SBUP (Store Byte with User Privilege Translation)	342
	9.7.20.	SHI.gp (GP-implied Store Halfword Immediate)	343
	9.7.21.	SMWA (Store Multiple Word with Alignment Check)	344
	9.7.22.	SWI.gp (GP-implied Store Word Immediate)	349
9	.8. 16	-BIT AND 32-BIT BASELINE VERSION 3 INSTRUCTIONS	350
	9.8.1.	ADD_SLLI (Addition with Shift Left Logical Immediate)	352
	9.8.2.	ADD_SRLI (Addition with Shift Right Logical Immediate)	353
	9.8.3.	ADDRI36.sp (Add Immediate to Register with Implied Stack Pointer)	354
	9.8.4.	ADD5.pc (Add with Implied PC)	355
	9.8.5.	AND_SLLI (Logical And with Shift Left Logical Immediate)	356
	9.8.6.	AND_SRLI (Logical And with Shift Right Logical Immediate)	357
	9.8.7.	AND33 (Bit-wise Logical And)	358
	9.8.8.	BEQC (Branch on Equal Constant)	359
	9.8.9.	BNEC (Branch on Not Equal Constant)	360
	9.8.10.	BITC (Bit Clear)	361
	9.8.11.	BITCI (Bit Clear Immediate)	362
	9.8.12.	BMSKI33 (Bit Mask Immediate)	363
	9.8.13.	CCTL L1D_WBALL (L1D Cache Writeback All)	364
	9.8.14.	FEXTI33 (Field Extraction Immediate)	365
	9.8.15.	JRALNEZ (Jump Register and Link on Not Equal Zero)	366
	9.8.16.	JRNEZ (Jump Register on Not Equal Zero)	367
	9.8.17.	LWI45.FE (Load Word Immediate with Implied Function Entry Point)	368





9.8.18. MOVD44 (Move Double Registers)	370
9.8.19. MOVPI45 (Move Positive Immediate)	372
9.8.20. MUL33 (Multiply Word to Register)	373
9.8.21. NEG33 (Negative)	374
9.8.22. NOT33 (Not)	375
9.8.23. OR_SLLI (Logical Or with Shift Left Logical Immediate)	376
9.8.24. OR_SRLI (Logical Or with Shift Right Logical Immediate)	377
9.8.25. OR33 (Bit-wise Logical Or)	378
9.8.26. POP25 (Pop Multiple Words from Stack and Return)	379
9.8.27. PUSH25 (Push Multiple Words to Stack and Set FE)	382
9.8.28. SUB_SLLI (Subtraction with Shift Left Logical Immediate)	385
9.8.29. SUB_SRLI (Subtraction with Shift Right Logical Immediate)	386
9.8.30. XOR_SLLI (Logical Exclusive Or with Shift Left Logical Immediate)	387
9.8.31. XOR_SRLI (Logical Exclusive Or with Shift Right Logical Immediate)	388
9.8.32. XOR33 (Bit-wise Logical Exclusive Or)	389
9.9. 16-BIT EX9IT EXTENSION	390
9.9.1. EX9.IT (Execution on Instruction Table)	390
10. INSTRUCTION LATENCY FOR ANDESCORE IMPLEMENTATIONS	393
10.1. N13 Family Implementation	394
10.1.1. Instruction Latency due to Resource Dependency	394
10.1.2. Cycle Penalty due to N13 Pipeline Control Mishaps Recovery	399
10.2. N9/N10 Family Implementation	400
10.2.1. Dependency-related Instruction Latency	400
10.2.2. Self-stall-related Instruction Latency	405
10.2.3. Cycle Penalty due to N9/N10 Pipeline Control Mishap Recover	407
10.2.4. Cycle Penalty due to Resource Contention	408
10.3. N8 Family Implementation	409
10.3.1. Dependency-related Instruction Latency	409
10.3.2. Execution Latency	412
10.3.3. Data Hazard Penalty	414
10.3.4. Miscellaneous Penalty	414



List of Tables

TABLE 1. ANDESTAR GENERAL PURPOSE REGISTERS	4
Table 2. AndeStar User Special Registers	6
Table 3. AndeStar Status Registers	
TABLE 4. REGISTERS FOR REDUCED REGISTER CONFIGURATION	
Table 5. ALU Instructions with Immediate (V1)	13
TABLE 6. ALU INSTRUCTIONS WITH REGISTERS (V1)	13
Table 7. Shift Instructions (V1)	14
Table 8. Multiply Instructions (V1)	14
Table 9. Divide Instructions (V1)	15
TABLE 10. LOAD / STORE ADDRESSING MODE	16
Table 11. Load / Store Instructions with Immediate (V1)	16
TABLE 12. LOAD / STORE INSTRUCTIONS WITH IMMEDIATE AND BASE UPDTATE (V1)	17
Table 13. Load / Store Instructions with Registers (V1)	17
TABLE 14. LOAD / STORE INSTRUCTIONS WITH REGISTERS AND BASE UPDTATE (V1)	18
TABLE 15. LOAD / STORE MULTIPLE WORD INSTRUCTIONS (V1)	19
TABLE 16. LOAD / STORE INSTRUCTIONS FOR ATOMIC UPDATES (V1)	19
TABLE 17. LOAD / STORE INSTRUCTIONS WITH USER-MODE PRIVILEGE (V1)	19
TABLE 18. JUMP INSTRUCTIONS (V1)	20
Table 19. Branch Instructions (V1)	20
TABLE 20. Branch with Link Instructions (V1)	21
Table 21. Read/Write System Registers (V1)	22
TABLE 22. JUMP REGISTER WITH SYSTEM REGISTER UPDATE (V1)	22
Table 23. MMU Instructions (V1)	23
Table 24. Conditional Move (V1)	24
Table 25. Synchronization Instructions (V1)	24
Table 26. Prefetch Instructions (V1)	24
Table 27. NOP Instruction (V1)	24
Table 28. Serialization Instructions (V1)	24
Table 29. Exception Generation Instructions (V1)	25
Table 30. Special Return Instructions (V1)	25
Table 31. Cache Control Instruction (V1)	25
Table 32. Miscellaneous Instructions (V1)	25
Table 33. Move Instructions (V116-bit)	27
TABLE 34. ADD/SUB INSTRUCTIONS WITH IMMEDIATE (V1 16-BIT)	27
Table 35. Add/Sub Instructions (V1 16-bit)	27
TABLE 36. SHIFT INSTRUCTIONS WITH IMMEDIATE (V1 16-BIT)	28
Table 37. Bit Field Mask Instructions with Immediate (V1 16-bit)	28





TABLE 38. LOAD / STORE INSTRUCTIONS (V1 16-BIT)	29
TABLE 39. LOAD/STORE INSTRUCTIONS WITH IMPLIED FP (V1 16-BIT)	29
TABLE 40. Branch and Jump Instructions (V116-bit)	30
TABLE 41. COMPARE AND BRANCH INSTRUCTIONS (V1 16-BIT)	30
TABLE 42. MISC. INSTRUCTIONS (V1 16-BIT)	
TABLE 43. ALU INSTRUCTION (V2 16-BIT)	33
TABLE 44. LOAD/STORE INSTRUCTIONS (V2 16-BIT)	33
TABLE 45. ALU INSTRUCTION (V2)	34
TABLE 46. MULTIPLY AND DIVIDE INSTRUCTIONS (V2)	34
Table 47. Load/Store Instructions (V2)	35
TABLE 48. BASELINE V3 AND V3M INSTRUCTIONS	37
TABLE 49. BASELINE V1/V2 INSTRUCTIONS EXCLUDED FROM BASELINE V3M	38
TABLE 50. ALU INSTRUCTIONS WITH SHIFT OPERATION (V3)	40
TABLE 51. CONDITIONAL BRANCH AND JUMP INSTRUCTIONS (V3)	41
TABLE 52. BIT MANIPULATION INSTRUCTIONS (V3)	41
TABLE 53. CACHE CONTROL INSTRUCTION (V3)	41
Table 54. ALU Instructions (V3 16-bit)	42
TABLE 55. BIT MANIPULATION INSTRUCTIONS (V3 16-BIT)	42
Table 56. Misc. Instructions (V3 16-bit)	42
TABLE 57. PERFORMANCE EXTENSION V1 INSTRUCTIONS	45
TABLE 58. PERFORMANCE EXTENSION V2 INSTRUCTIONS	46
TABLE 59. STRING EXTENSION INSTRUCTIONS	47
TABLE 60. EX9IT EXTENSION INSTRUCTION	52
TABLE 61. CCTL SUBTYPE ENCODING	70
TABLE 62. CCTL SUBTYPE DEFINITIONS	70
TABLE 63. GROUP 0 MFUSR DEFINITIONS	138
TABLE 64. GROUP 1 MFUSR DEFINITIONS	139
TABLE 65. GROUP 2 MFUSR DEFINITIONS	140
TABLE 66. MSYNC SUBTYPE DEFINITIONS	145
TABLE 67. GROUP 0 MTUSR DEFINITIONS	149
TABLE 68. GROUP 1 MTUSR DEFINITIONS	150
TABLE 69. GROUP 2 MTUSR DEFINITIONS	151
TABLE 70. STANDBY INSTRUCTION SUBTYPE DEFINITIONS	197
TABLE 71. TLBOP SUBTYPE DEFINITIONS	213
TABLE 72. N8 PRODUCER-CONSUMER LATENCY	411
TABLE 73. N8 INSTRUCTION EXECUTION LATENCY	412
TABLE 74. N8 DATA HAZARD PENALTY	414
TABLE 75. N8 MISCELLANEOUS PENALTY	414





List of Figures

FIGURE 1. INDEX TYPE FORMAT FOR RA OF CCTL INSTRUCTION	73
FIGURE 2. STATE DIAGRAM OF THE LOCK FLAG OF A CACHE LINE CONTROLLED BY CCTL	79
FIGURE 3. BASIC BSE OPERATION WITH RB(30) == 0	244
FIGURE 4. BASIC BSE OPERATION WITH RB(30) == 1	245
FIGURE 5. BSE OPERATION EXTRACTING ALL REMAINING BITS WITH RB(30) == 0	245
FIGURE 6. BSE OPERATION WITH THE "UNDERFLOW" CONDITION WITH RB(30) == 0	246
FIGURE 7. BASIC BSP OPERATION	250
FIGURE 8. BSP OPERATION WITH RB(30) == 1	251
FIGURE 9. BSP OPERATION FILLING UP RT.	251
FIGURE 10. BSP OPERATION WITH THE "OVERFLOW" CONDITION.	252



Typographical Convention Index

Document Element	Font	Font Style	Size	Color
Normal text	Georgia	Normal	12	Black
Command line, source code or file paths	Luci da Consol e Release	Normal	11	I ndi go
VARIABLES OR PARAMETERS IN COMMAND LINE, SOURCE CODE OR FILE PATHS	LUCIDA CONSOLE	BOLD + ALL- CAPS	11	I NDI GO
Note or warning	Georgia	Normal	12	Red
<u>Hyperlink</u>	Georgia	Underlined	12	Blue



1. Introduction

This manual provides detailed descriptions of the AndeStar™ Instruction Set Architecture (ISA). This chapter describes an overview of the AndeStar instruction set architecture and contains the following sections.

- 1.1 32/16-bit ISA on page 2
- 1.2 Architecture versions and extended instruction sets on page 3
- 1.3 Data Types on page 4
- 1.4 Registers on page 4
- 1.5 Instruction Encoding on page 9
- 1.6 Miscellaneous on page on page 10



1.1. 32/16-bit ISA

In order to achieve optimal system performance, code density and power efficiency, a set of (32/16-bit) mixed-length instructions has been implemented for the AndeStar ISA.

The AndeStar 32/16-bit mixed-length ISA has the following features:

- 1. The 32-bit and 16-bit instructions can be freely mixed in a program.
- 2. Most of 16-bit instructions are a frequently-used subset of 32-bit instructions.
- 3. No 32/16-bit mode switching performance penalty when executing mixed 32-bit and 16-bit instructions.
- 4. The 32/16-bit mixed-length ISA is in a big-endian format.
- 5. Most of the instructions are RISC-style register-based instructions while some instructions are combinations of a few RISC-style register-based operations.
- 6. 5-bit register index in 32-bit instruction format.
- 7. 5/4/3-bit register index in 16-bit instruction format.
- 8. The ISA provides hardware acceleration for a mixed-endian environment.



1.2. Architecture Versions and Extended instruction sets

Three versions of the baseline instruction set have been defined, denoted by the version numbers 1 to 3:

- Baseline Version 1 gives a basic instruction set.
- Baseline Version 2 extents Baseline Version 1 as follows:
 - Global pointer (GP) and stack pointer (SP) implied access
 - Gernal purpose register based division, multiplication, and multiplication and accumulation
- Baseline Version 3 extents Baseline Version 2 as follows:
 - Combine ALU and SHIFT into one single instruction
 - Branch on Equal/NotEqual Constant
 - Combine typical prolog/epilog instructions into one single instruction
 - For frequently used 32-bit instructions, add their 16-bit instruction mappings
 - Performance enhancement for thread local storage

Beside baseline instruction sets, several extended instruction sets are defined for different purposes:

- Performance Extension
- Floating-point Extension
- Audio/DSP Extensions
- String Processing Extension
- Coprocessor instruction Extension
- EX9IT Extension



1.3. Data Types

The AndeStar ISA supports the following data types:

- 1. Integer
 - Bit (1-bit, b) fficial
 - Byte (8-bit, B)
 - Halfword (16-bit, H)
 - Word (32-bit, W)
- 2. Floating-point Extension
 - 32-bit Single Precision Floating-point (32-bit, S)
 - 64-bit Double Precision Floating-point (64-bit, D)

1.4. Registers

The AndeStar 32-bit instructions can access thirty-two 32-bit General Purpose Registers (GPR) r0 to r31 and four 32-bit User Special Registers (USR) d0.lo, d0.hi, d1.lo, and d1.hi. The four 32-bit USRs can be combined into two 64-bit accumulator registers and store the multiplication result of two 32-bit numbers.

For the AndeStar 16-bit instructions, a register index can be 5-bit, 4-bit, or 3-bit. The 3-bit and 4-bit register operand field can only access a subset of the thirty-two GPRs. Table 1 demonstrates the 5/4/3-bit register sets, the mapping of index number to register number, and the software usage convention of the AndeStar tool chains.

Table 1. AndeStar General Purpose Registers

Register	32/16-bit (5)	16-bit (4)	16-bit (3)	Comments
r0	a0	h0	00	
r1	a1	h1	o1	
r2	a2	h2	02	
r3	a3	h3	03	
r4	a4	h4	04	



Register	32/16-bit (5)	16-bit (4)	16-bit (3)	Comments
r5	a5	h5	05	Implied register for beqs38 and bnes38
r6	s ₀ -	h6	06	Saved by callee
r7	sl	h7	07	Saved by callee
r8	(Relea	Se _{h8}		Saved by callee
r9	s3	h9		Saved by callee
r10	s4	h10		Saved by callee
r11	s5	h11		Saved by callee
r12	s6			Saved by callee
r13	s7			Saved by callee
r14	s8			Saved by callee
r15	ta			Temporary register for assembler Implied register for slt(s i)45, b[eq ne]zs8
r16	t0	h12		Saved by caller
r17	t1	h13		Saved by caller
r18	t2	h14		Saved by caller
r19	t3	h15		Saved by caller
r20	t4			Saved by caller
r21	t5			Saved by caller
r22	t6			Saved by caller
r23	t7			Saved by caller
r24	t8			Saved by caller
r25	t9			Saved by caller
r26	p0			Reserved for Privileged-mode use.



Register	32/16-bit (5)	16-bit (4)	16-bit (3)	Comments
r27	n1			Reserved for
127	p1			Privileged-mode use
r28	s9/fp	al		Frame pointer / Saved
128	S9/IP C			by callee
r29	(R @lea	se		Global pointer
r30	lp			Link pointer
r31	sp			Stack pointer

Four USRs can only be accessed by 32-bit instructions. Their names and usages are listed in Table 2.

Table 2. AndeStar User Special Registers

Register	32-bit Instr.	16-bit Instr.	Comments
D0	d0.{hi, lo}	N/A	For multiplication and division related
			instructions (64-bit)
D1	d1.{hi, lo}	N/A	For multiplication and division related
DI	u1.\111, 10}	IN/A	instructions (64-bit)

The AndeStar ISA assumes an implied Program Counter (PC) which records the address of the currently executing instruction. The value of this implied PC can be read out using the MFUSR instruction and changed by the control flow changing instructions such as branches and jumps. In addition to the implied PC, the AndeStar ISA also assumes an implied endian mode bit (PSW.BE) to provide hardware acceleration for accessing mixed-endian data in memory. The PSW.BE affects the endian behavior of the load/store instruction and its value, though being not able to be read, can be changed using the SETEND instruction.



Table 3. AndeStar Status Registers

Register	32-bit Instr.	16-bit Instr.	Comments
PC	implied	implied	Affected by control flow changing
10	Offici	al	instructions
PSW.BE	implied	implied	Affected by SETEND instruction
	IKelea	sel	,

1.4.1. Reduced Register Configuration Option

For small systems which are more sensitive to cost, AndeStar ISA architecture provides a configuration option to reduce the total number of general purpose registers to 16. In this "Reduced Register" configuration, r11-r14, and r16-r27 are not available; the use of an unimplemented register in an instruction causes a Reserved Instruction exception. Table 4 lists the general purpose registers that can be used by instructions in this configuration.

Table 4. Registers for Reduced Register Configuration

Register	32/16-bit (5)	16-bit (4)	16-bit (3)	Comments
r0	a0	h0	о0	
r1	a1	h1	o1	
r2	a2	h2	o2	
r3	a3	h3	о3	
r4	a4	h4	04	
r5	a5	h5	05	Implied register for beqs38 and bnes38
r6	s0	h6	06	Saved by callee
r7	s1	h7	07	Saved by callee
r8	s2	h8		Saved by callee
r9	s3	h9		Saved by callee
r10	s4	h10		Saved by callee





Register	32/16-bit (5)	16-bit (4)	16-bit (3)	Comments
				Temporary register for
15	4-			assembler
r15	Offici			Implied register for
	Offici	al		slt(s i)45, b[eq ne]zs8
r28	(Relea	se		Frame pointer / Saved
120	fp			by callee
r29	gp			Global pointer
r30	lp			Link pointer
r31	sp			Stack pointer



1.5. Instruction Encoding

Bit [31] of a 32-bit instruction and Bit [15] of a 16-bit instruction distinguish between 32-bit and 16-bit instructions:

Bit
$$[31] = 0 \Rightarrow 32$$
-bit instructions
Bit $[15] = 1 \Rightarrow 16$ -bit instructions

1.5.1. 32-bit Instruction Format

A typical 32-bit instruction contains the following three fields:

0	30:25 (6)	24:0 (25)
	• •	· ·

Bit
$$[31] = 0 => 32$$
-bit ISA

Bit [24:0] => Operand / Immediate / Sub-op

For the detailed encoding information, please refer to individual instructions.

1.5.2. 16-bit Instruction Format

A typical 16-bit instruction contains the following two fields:

Bit
$$[15] = 1 => 16$$
-bit ISA

Bit [14:0] => Opcode / Operand / Immediate

For the detailed encoding information, please refer to individual instructions.



1.6. Miscellaneous

- Instruction addressing is halfword aligned.
- Integer branch instructions will NOT use conditional codes (but use GPR instead).
- Branch/Jump types | C | a
 - Branch on Registers
 - Branch destination
 - PC + Immediate Offset
 - Jump destination
 - PC + Immediate Offset
 - Register
 - Branch/Jump and link
- The immediate values of load/store word/halfword are shifted.
 - lw rt, [ra, imm], addr=ra+(imm << 2)
 - lh rt, [ra, imm], addr=ra+(imm << 1)
- Register remapping for 16-bit instructions
 - 32 registers (32-bit instructions) -> 32/16/8 registers (16-bit instructions)
- The word "implementation" means the design of specified processors.
- SE() is a function to "Sign-Extend" an expression.
- ZE() is a function to "Zero-Extend" an expression.
- 3T5() is a function to convert register number encoding from 3-bit to 5-bit (see Table 1 for a complete encoding and mapping of GPRs):

$$3T5(o)$$
: $y[4:0] = 3T5(o[2:0])$

o (3-bit register encoding)	0	1	2	3	4	5	6	7
y (final register number)	0	1	2	3	4	5	6	7



■ 4T5() is a function to convert register number encoding from 4-bit to 5-bit (see Table 1 for a complete encoding and mapping of GPRs):

4T5(h): y[4:0] = 4T5(h[3:0])

h (4-bit register encoding)	Qf Re	fic lea	i ₂ a] ₃	4	5	6	7	8	9	10	11	12	13	14	15
y (final register number)	0	1	2	3	4	5	6	7	8	9	10	11	16	17	18	19



2. 32-bit Baseline V1 Instructions

This chapter describes the 32-bit baseline V1 instructions in the following sections:

- 2.1 Data-processing Instructions on page 13
- 2.2 Load and Store Instructions on page 16
- 2.3 Jump and Branch Instructions on page 20
- 2.4 Privileged Resource Access Instructions on page 22
- 2.5 Miscellaneous Instructions on page 24



2.1. Data-processing Instructions

Table 5. ALU Instructions with Immediate (V1)

	Mnemonic	Instruction	Operation
ADDI	rt5, ra5, imm15s	Add Immediate	rt5 = ra5 + SE(imm15s)
SUBRI	rt5, ra5, imm15s	Subtract Reverse Immediate	rt5 = SE(imm15s) - ra5
ANDI	rt5, ra5, imm15u	And Immediate	rt5 = ra5 && ZE(imm15u)
ORI	rt5, ra5, imm15u	Or Immediate	rt5 = ra5 ZE(imm15u)
XORI	rt5, ra5, imm15u	Exclusive Or Immediate	rt5 = ra5 ^ ZE(imm15u)
SLTI	rt5, ra5, imm15s	Set on Less Than Immediate	rt5 = (ra5 (unsigned) < SE(imm15s)) ? 1 : 0
SLTSI	rt5, ra5, imm15s	Set on Less Than Signed Immediate	rt5 = (ra5 (signed) < SE(imm15s)) ? 1 : 0
MOVI	rt5, imm20s	Move Immediate	rt5 = SE(imm20s)
SETHI	rt5, imm20u	Set High Immediate	rt5 = {imm20u, 12'b0}

Table 6. ALU Instructions with Registers (V1)

	Mnemonic	Instruction	Operation
ADD	rt5, ra5, rb5	Add	rt5 = ra5 + rb5
SUB	rt5, ra5, rb5	Subtract	rt5 = ra5 - rb5
AND	rt5, ra5, rb5	And	rt5 = ra5 && rb5
NOR	rt5, ra5, rb5	Nor	rt5 = ~(ra5 rb5)
OR	rt5, ra5, rb5	Or	rt5 = ra5 rb5
XOR	rt5, ra5, rb5	Exclusive Or	rt5 = ra5 ^ rb5
SLT	rt5, ra5, rb5	Set on Less Than	rt5 = (ra5 (unsigned)< rb5) ?1:0
SLTS	rt5, ra5, rb5	Set on Less Than Signed	rt5 = (ra5 (signed) < rb5) ? 1 : 0
SVA	rt5, ra5, rb5	Set on Overflow Add	rt5 = ((ra5 + rb5) overflow)? 1 : 0
SVS	rt5, ra5, rb5	Set on Overflow Subtract	rt5 = ((ra5 - rb5) overflow))? 1 : 0



Mnemonic	Instruction	Operation
SEB rt5, ra5	Sign Extend Byte	rt5 = SE(ra5[7:0])
SEH rt5, ra5	Sign Extend Halfword	rt5 = SE(ra5[15:0])
ZEB rt5, ra5 (alias of ANDI rt5, ra5, 0xFF)	Zero Extend Byte	rt5 = ZE(ra5[7:0])
ZEH rt5, ra5 Relea	Zero Extend Halfword	rt5 = ZE(ra5[15:0])
WSBH rt5, ra5	Word Swap Byte within Halfword	rt5 = {ra5[23:16], ra5[31:24], ra5[7:0], ra5[15:8]}

Table 7. Shift Instructions (V1)

Mnemonic	Instruction	Operation
SLLI rt5, ra5, imm5u	Shift Left Logical	rt5 = ra5 << imm5u
SLLI 113, 143, IIIIII3u	Immediate	Ito – Iao « miniou
SRLI rt5, ra5, imm5u	Shift Right Logical	rt5 = ra5 (logic)>> imm5u
SKLI Ito, Iao, Illillou	Immediate	rto – rao (logic) >> miniou
SRAI rt5, ra5, imm5u	Shift Right Arithmetic	rt5 = ra5 (arith)>> imm5u
Sivai Ito, Iao, Illilliou	Immediate	115 – 145 (drim)// mmidu
ROTRI rt5, ra5, imm5u	Rotate Right Immediate	rt5 = ra5 >> imm5u
SLL rt5, ra5, rb5	Shift Left Logical	rt5 = ra5 << rb5(4,0)
SRL rt5, ra5, rb5	Shift Right Logical	rt5 = ra5 (logic)>> rb5(4,0)
SRA rt5, ra5, rb5	Shift Right Arithmetic	rt5 = ra5 (arith)>> rb5(4,0)
ROTR rt5, ra5, rb5	Rotate Right	rt5 = ra5 >> rb5(4,0)

Table 8. Multiply Instructions (V1)

Mnemonic	Instruction	Operation
MUL rt5, ra5, rb5	Multiply Word to Register	rt5 = ra5 * rb5
MULTS64 d1, ra5, rb5	Multiply Word Signed	d1 = ra5 (signed)* rb5
MULT64 d1, ra5, rb5	Multiply Word	d1 = ra5 (unsigned)* rb5
MADDS64 d1, ra5, rb5	Multiply and Add Signed	d1 = d1 + ra5 (signed)* rb5



	Mnemonic	Instruction	Operation
MADD64	d1, ra5, rb5	Multiply and Add	d1 = d1 + ra5 (unsigned)* rb5
MSUBS64	d1, ra5, rb5	Multiply and Subtract Signed	d1 = d1 - ra5 (signed)* rb5
MSUB64	d1, ra5, rb5	Multiply and Subtract	d1 = d1 - ra5 (unsigned)* rb5
MULT32	d1, ra5, rb5 elea	Multiply Word	d1.LO = ra5 * rb5
MADD32	d1, ra5, rb5	Multiply and Add	d1.LO = d1.LO + ra5 * rb5
MSUB32	d1, ra5, rb5	Multiply and Subtract	d1.LO = d1.LO - ra5 * rb5
MFUSR	rt5, USR	Move From User Special Register	rt5 = USReg[USR]
MTUSR	rt5, USR	Move To User Special Register	USReg[USR] = rt5

Table 9. Divide Instructions (V1)

Mnemonic	Instruction	Operation
DIV Dt, ra5, rb5	Unsigned Integer Divide	Dt.L = Floor(ra5 (unsigned) / rb5);
DIV Dt, rab, rbb		Dt.H = ra5 (unsigned) mod rb5;
DIVS Dt. ra5, rb5	Signed Integer Divide	Dt.L = Floor(ra5 (signed) / rb5);
DIVS Dt, ra5, rb5		Dt.H = ra5 (signed) mod rb5;



2.2. Load and Store Instructions

Table 10. Load / Store Addressing Mode

Mode	Operand Type	Index Left Shift	Before Increment with
1.2020	opos	(0-3 bits)	Base Update
1	Base Register + C O Immediate	Se) No	No
2	Base Register + Immediate	No	Yes
3	Base Register + Register	Yes	No
4	Base Register + Register	Yes	Yes

Table 11. Load / Store Instructions with Immediate (V1)

	Mnemonic	Instruction	Operation
T 33/T	rt5, [ra5 + (imm15s << 2)]	Load Word Immediate	address = ra5 + SE(imm15s << 2)
LWI		Load Word Illinediate	rt5 = Word-memory(address)
LHI	rt5, [ra5 + (imm15s << 1)]	Load Halfword	address = ra5 + SE(imm15s << 1)
LIII	1t5, [1a5 + (IIIIII158 << 1)]	Immediate	rt5 = ZE(Halfword-memory(address))
1 1101	rt5, [ra5 + (imm15s << 1)]	Load Halfword Signed	address = ra5 + SE(imm15s << 1)
LHSI	115, [185 + (IIIIII158 << 1)]	Immediate	rt5 = SE(Halfword-memory(address))
I DI	rt5, [ra5 + imm15s]	Load Byte Immediate	address = ra5 + SE(imm15s)
LBI			rt5 = ZE(Byte-memory(address))
I DCI	rt5, [ra5 + imm15s]	Load Byte Signed	address = ra5 + SE(imm15s)
LDSI		Immediate	rt5 = SE(Byte-memory(address))
CMI	rt5, [ra5 + (imm15s << 2)]	Store Word Immediate	address = ra5 + SE(imm15s << 2)
SWI			Word-memory(address) = rt5
CIII	45 [5 (454)]	Store Halfword	address = ra5 + SE(imm15s << 1)
SHI	rt5, [ra5 + (imm15s << 1)]	Immediate	Halfword-memory(address) = rt5[15:0]
CDI	rt5, [ra5 + imm15s]	Store Byte Immediate	address = ra5 + SE(imm15s)
SBI			Byte-memory(address) = rt5[7:0]



Table 12. Load / Store Instructions with Immediate and Base Updtate (V1)

Mnemonic	Instruction	Operation
LWI.bi rt5, [ra5],	Load Word Immediate	rt5 = Word-memory(ra5)
(imm15s << 2)	with Post Increment	ra5 = ra5 + SE(imm15s << 2)
LHI.bi rt5, [ra5], Relea (imm15s << 1)	Load Halfword Immediate with Post Increment	rt5 = ZE(Halfword-memory(ra5)) $ra5 = ra5 + SE(imm15s << 1)$
LHSI.bi rt5, [ra5], (imm15s << 1)	Load Halfword Signed Immediate with Post Increment	rt5 = SE(Halfword-memory(ra5)) $ra5 = ra5 + SE(imm15s << 1)$
LBI.bi rt5, [ra5],	Load Byte Immediate	rt5 = ZE(Byte-memory(ra5))
imm15s	with Post Increment	ra5 = ra5 + SE(imm15s)
LBSI.bi rt5, [ra5], imm15s	Load Byte Signed Immediate with Post Increment	rt5 = SE(Byte-memory(ra5)) $ra5 = ra5 + SE(imm15s)$
SWI.bi rt5, [ra5],	Store Word Immediate	Word-memory(ra5) = rt5
(imm15s << 2)	with Post Increment	ra5 = ra5 + SE(imm15s << 2)
SHI.bi rt5, [ra5], (imm15s << 1)	Store Halfword Immediate with Post Increment	Halfword-memory(ra5) = rt5[15:0] $ra5 = ra5 + SE(imm15s << 1)$
SBI.bi rt5, [ra5],	Store Byte Immediate	Byte-memory(ra5) = rt5[7:0]
imm15s	with Post Increment	ra5 = ra5 + SE(imm15s)

Table 13. Load / Store Instructions with Registers (V1)

	Mnemonic	Instruction	Operation
LW	rt5, [ra5 + (rb5 << sv)]	Load Word	address = ra5 + (rb5 << sv)
			rt5 = Word-memory(address)
LH	rt5, [ra5 + (rb5 << sv)]	Load Halfword	address = ra5 + (rb5 << sv)
			rt5 = ZE(Halfword-memory(address))



Mnemonic	Instruction	Operation
LUC wtf [nof , (whf , , or)]	Load Halfward Cignad	address = ra5 + (rb5 << sv)
LHS rt5, [ra5 + (rb5 << sv)]	Load Halfword Signed	rt5 = SE(Halfword-memory(address))
LB rt5, [ra5 + (rb5 << sv)] TC	Old Pote	address = ra5 + (rb5 << sv)
LB 1(3, [145 + (105 < \$V)]	Load Byte	rt5 = ZE(Byte-memory(address))
IPS wife [was a cub]	Load Byte Signed	address = ra5 + (rb5 << sv)
LBS rt5, [ra5 + (rb5 << sv)]		rt5 = SE(Byte-memory(address))
SW rt5, [ra5 + (rb5 << sv)]	Store Word	address = ra5 + (rb5 << sv)
SW rt5, [ra5 + (rb5 << sv)]		Word-memory(address) = rt5
SH rt5, [ra5 + (rb5 << sv)]	t5, [ra5 + (rb5 << sv)] Store Halfword	address = ra5 + (rb5 << sv)
311 113, [143 + (103 << \$V)]		Halfword-memory(address) = rt5[15:0]
SB rt5, [ra5 + (rb5 << sv)]	Store Byte	address = ra5 + (rb5 << sv)
ונט, [ומט + (ווטט << איר)]		Byte-memory(address) = rt5[7:0]

Table 14. Load / Store Instructions with Registers and Base Updtate (V1)

Mnemonic	Instruction	Operation
LW.bi rt5, [ra5],	Load Word with Post	rt5 = Word-memory(ra5)
rb5< <sv< td=""><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Increment	ra5 = ra5 + (rb5 << sv)
LH.bi rt5, [ra5],	Load Halfword with Post	rt5 = ZE(Halfword-memory(ra5))
rb5< <sv< td=""><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Increment	ra5 = ra5 + (rb5 << sv)
LHS.bi rt5, [ra5],	Load Halfword Signed	rt5 = SE(Halfword-memory(ra5))
rb5< <sv< td=""><td>with Post Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	with Post Increment	ra5 = ra5 + (rb5 << sv)
LB.bi rt5, [ra5],	Load Byte with Post	rt5 = ZE(Byte-memory(ra5))
rb5< <sv< td=""><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Increment	ra5 = ra5 + (rb5 << sv)
LBS.bi rt5, [ra5],	Load Byte Signed with	rt5 = SE(Byte-memory(ra5))
rb5< <sv< td=""><td>Post Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Post Increment	ra5 = ra5 + (rb5 << sv)
SW.bi rt5, [ra5],	Store Word with Post	Word-memory(ra5) = rt5
rb5< <sv< td=""><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Increment	ra5 = ra5 + (rb5 << sv)



	Mnemor	nic	Instruction	Operation
SH.bi	rt5, [ra5],		Store Halfword with Post	Halfword-memory(ra5) = rt5[15:0]
	rb5< <sv< td=""><td></td><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>		Increment	ra5 = ra5 + (rb5 << sv)
SB.bi	rt5, [ra5],	Offici	Store Byte with Post	Byte-memory(ra5) = rt5[7:0]
	rb5< <sv< td=""><td>Dolos</td><td>Increment</td><td>ra5 = ra5 + (rb5 << sv)</td></sv<>	Dolos	Increment	ra5 = ra5 + (rb5 << sv)

Table 15. Load / Store Multiple Word Instructions (V1)

Mnemonic	Instruction	Operation
Load Multiple Word LMW.{b a}{i d}{m?} Rb5, [Ra5], (before/after; Re5, Enable4 in/decrement; update/no-update base) Load Multiple Word (before/after; update/so-update base)	Load Multiple Word	
	(before/after;	
	See page 123 for details.	
	update/no-update base)	
	Store Multiple Word	
SMW.{b a}{i d}{m?} Rb5, [Ra5], Re5, Enable4	(before/after;	See page 188 for details.
	in/decrement;	
	update/no-update base)	

Table 16. Load / Store Instructions for Atomic Updates (V1)

Mnemonic	Instruction	Operation
LLW rt5, [ra5 + (rb5 << sv)]	Load Locked Word	See page 120 for details.
SCW rt5, [ra5 + (rb5 << sv)]	Store Condition Word	See page 169 for details.

Table 17. Load / Store Instructions with User-mode Privilege (V1)

Mnemonic	Instruction	Operation
	Load Word with	Equivalent to the LW instruction but with the
LWUP rt5, [ra5 + (rb5 << sv)]	User-mode Privilege	user mode privilege address translation. See
	Translation	page 132 for details.
	Store Word with	Equivalent to SW instruction but with the user
SWUP rt5, [ra5 + (rb5 << sv)]	User-mode Privilege	mode privilege address translation. See page
	Translation	208 for details.



2.3. Jump and Branch Instructions

Table 18. Jump Instructions (V1)

	Mnemonic ffici	Instruction	Operation
J	imm24s	Jump	PC = PC + SE(imm24s << 1)
JAL	imm24s	Se June and Link	LP = next sequential PC (PC + 4);
JAL	111111248	Jump and Link	PC = PC + SE(imm24s << 1)
JR	rb5	Jump Register	PC = rb5
RET	rb5	Return from Register	PC = rb5
JRAL	rb5		jaddr = rb5;
		Jump Register and Link	LP = PC + 4; or $rt5 = PC + 4$;
JRAL	rt5, rb5		PC = jaddr;

Table 19. Branch Instructions (V1)

Mnemonic	Instruction	Operation
DEO wt5 vo5 imm14c	Branch on Equal (2	PC = (rt5 == ra5)? (PC + SE(imm14s << 1)) :
BEQ rt5, ra5, imm14s	Register)	(PC + 4)
BNE rt5. ra5. imm14s	Branch on Not Equal (2	PC = (rt5 =! ra5)? (PC + SE(imm14s << 1)) :
BNE rt5, ra5, imm14s	Register)	(PC + 4)
DEO7 vt5 imm16c	Branch on Equal Zero	PC = (rt5==0)? (PC + SE(imm16s << 1)) : (PC
BEQZ rt5, imm16s		+ 4)
BNEZ rt5, imm16s	Branch on Not Equal Zero	PC = (rt5 =! 0)? (PC + SE(imm16s << 1)) : (PC
DNEZ 1(3, minitos		+ 4)
BGEZ rt5, imm16s	Branch on Greater than or	PC = (rt5 (signed)>= 0)? (PC + SE(imm16s <<
	Equal to Zero	1)): (PC + 4)
BLTZ rt5, imm16s	Branch on Less than Zero	PC = (rt5 (signed)< 0)? (PC + sign-ext(imm16s
		<< 1)): (PC + 4)
DCT7 wt5 imm16c	Branch on Greater than	PC = (rt5 (signed)> 0)? (PC + SE(imm16s <<
BGTZ rt5, imm16s	Zero	1)): (PC + 4)



Mnemonic	Instruction	Operation
DIEZ 45 maile	Branch on Less than or	PC = (rt5 (signed)<= 0)? (PC + SE(imm16s <<
BLEZ rt5, imm16s	Equal to Zero	1)): (PC + 4)

Table 20. Branch with Link Instructions (VI)

Mnemonic	Instruction	Operation
BGEZAL rt5, imm16s	Branch on Greater than or Equal to Zero and Link	LP = next sequential PC (PC + 4); PC = (rt5 (signed)>= 0)? (PC + SE(imm16s << 1)), (PC + 4);
BLTZAL rt5, imm16s	Branch on Less than Zero and Link	LP = next sequential PC (PC +4); PC = (rt5 (signed) < 0)? (PC + SE(imm16s << 1)), (PC + 4);



2.4. Privilege Resource Access Instructions

Privilege resources mainly include System Registers and they are specified through the System Register Index (SRIDX). The SRIDX is a 10-bit index and consists of: 3-bit Major index, 4-bit Minor index, and 3-bit Extension index.

Table 21. Read/Write System Registers (V1)

	Mnemonic	Instruction	Operation
MFSR	rt5, SRIDX	Move from System Register	rt5 = SR[SRIDX]
MTSR	rt5, SRIDX	Move to System Register	SR[SRIDX] = rt5

Table 22. Jump Register with System Register Update (V1)

Mnemonic	Instruction	Operation
JR.ITOFF rb5	Jump Register and Instruction Translation OFF	PC = rb5; PSW.IT = 0;
JR.TOFF rb5	Jump Register and Translation OFF	PC = rb5; PSW.IT = 0, PSW.DT = 0;
JRAL.ITON rb5 JRAL.ITON rt5, rb5	Jump Register and Link and Instruction Translation ON	jaddr = rb5; LP = PC+4 or rt5 = PC+4; PC = jaddr; PSW.IT = 1;
JRAL.TON rb5 JRAL.TON rt5, rb5	Jump Register and Link and Translation ON	jaddr = rb5; LP = PC+4 or rt5 = PC+4; PC = jaddr; PSW.IT = 1, PSW.DT = 1;



Table 23. MMU Instructions (V1)

	Mnemonic	Instruction	Operation
TLBOP	Ra, TargetRead (TRD)	Read targeted TLB entry	See page 214 for details.
TLBOP	Ra, TargetWrite (TWR)	Write targeted TLB entry	See page 215 for details.
TLBOP	Ra, RWrite (RWR)	Write PTE into a TLB entry	See page 215 for details.
TLBOP	Ra, RWriteLock (RWLK)	Write PTE into a TLB entry and lock	See page 216 for details.
TLBOP	Ra, Unlock (UNLK)	Unlock a TLB entry	See page 217 for details.
TLBOP	Rt, Ra, Probe (PB)	Probe TLB entry	See page 217 for details.
TLBOP	Ra, Invalidate (INV)	Invalidate TLB entries	Invalidate the TLB entry containing VA stored in Rx.
TLBOP	FlushAll (FLUA)	Flush all TLB entries except locked entries	See page 218 for details.
LD_VLP	Г	Load VLPT page table (optional instruction)	Load the VLPT page table which always goes through data TLB translation. On a TLB miss, generate a double TLB miss exception.



2.5. Miscellaneous Instructions

Table 24. Conditional Move (V1)

	Mnemonic ffici	Instruction	Operation
CMOVZ	rt5, ra5, rb5	Conditional Move on Zero	rt5 = ra5 if (rb5 == 0)
CMOVN	rt5, ra5, rb5	Conditional Move on Not Zero	rt5 = ra5 if (rb5 != 0)

Table 25. Synchronization Instructions (V1)

Mnemonic	Instruction	Operation
MSYNC	Memory Synchronize	Synchronize Shared Memory
ISYNC	Instruction Synchronize	Synchronize Caches to Make Instruction Stream Writes Effective.

Table 26. Prefetch Instructions (V1)

Mnemonic	Instruction	Operation
DPREFI [ra5 + imm15s]	Data Prefetch Immediate	Can page 92 for details
DPREF [ra5 + (rb5 << si)]	Data Prefetch	See page 82 for details.

Table 27. NOP Instruction (V1)

Mnemonic	Instruction	Operation
NOP	No Operation	No Operation
(alias of SRLI R0, R0, 0)	No Operation	No Operation

Table 28. Serialization Instructions (V1)

Mnemonic	Instruction	Operation
DSB	Data Serialization Barrier	See page 86 for details.
ISB	Instruction Serialization Barrier	See page 92 for details.



Table 29. Exception Generation Instructions (V1)

Mnemonic		Instruction	Operation
BREAK	I	Breakpoint	See page 68 for details.
SYSCALL	Officia	System Call	See page 210 for details.
TRAP		Trap Always	See page 221 for details.
TEQZ	releas	Trap on Equal Zero	See page 211 for details.
TNEZ	7	Trap on Not Equal Zero	See page 212 for details.

Table 30. Special Return Instructions (V1)

Mnemonic	Instruction	Operation
IRET	Interruption Return	Return from Interruption (exception or interrupt). See page 89 for details.
RET.ITOFF Rb5	Return and turn off instruction address translation	PC = Rb5, PSW.IT = 0 (page 161)
RET.TOFF Rb5	Return and turn off address translation (instruction/data)	PC = Rb5, PSW.IT = 0, PSW.DT = 0 (page 161)

Table 31. Cache Control Instruction (V1)

Mnemonic	Instruction	Operation	
CCTI	Cacha Control	Read, write, and control cache states. See page	
CCTL Cache Control		69 for details.	

Table 32. Miscellaneous Instructions (V1)

Mnemonic	Instruction	Operation
SETEND.B	Atomic set or clear of	PSW.BE = 1; // SETEND.B
SETEND.L	PSW.BE bit	PSW.BE = 0; // SETEND.L





Mnemonic	Instruction	Operation
SETGIE.E	Atomic set or clear of	PSW.GIE = 1; // SETGIE.E
SETGIE.D	PSW.GIE bit	PSW.GIE = 0; // SETGIE.D
STANDBY Office	Wait for External Event	Enter standby state and wait for external events. See page 197 for details.
IRelea	ase I	·



3. 16-bit Baseline V1 Instructions

The AndeStar 16-bit baseline V1 instruction set is a subset of the 32-bit baseline V1 instruction set. That is, every 16-bit instruction can be properly mapped onto a corresponding 32-bit instruction and the mappings are listed in Section 3.1.

3.1. 16-bit to 32-bit Instruction Mapping

Table 33. Move Instructions (V1 16-bit)

Mnemonic	Instruction	32-bit Operation	
MOVI55 rt5, imm5s	Move Immediate	MOVI	rt5, SE(imm5s)
MOV55 rt5, ra5	Move	ADDI/ORI	rt5, ra5, 0

Table 34. Add/Sub Instructions with Immediate (V1 16-bit)

	Mnemonic	Instruction		32-bit Operation
ADDI45	rt4, imm5u	Add Word Immediate	ADDI	4T5(rt4), 4T5(rt4), ZE(imm5u)
ADDI333	rt3, ra3, imm3u	Add Word Immediate	ADDI	3T5(rt3), 3T5(ra3), ZE(imm3u)
SUBI45	rt4, imm5u	Subtract Word Immediate	ADDI	4T5(rt4), 4T5(rt4), NEG(imm5u)
SUBI333	rt3, ra3, imm3u	Subtract Word Immediate	ADDI	3T5(rt3), 3T5(ra3), NEG(imm3u)

Table 35. Add/Sub Instructions (V1 16-bit)

Mnemonic	Instruction		32-bit Operation
ADD45 rt4, rb5	Add Word	ADD	4T5(rt4), 4T5(rt4), rb5
ADD333 rt3, ra3, rb3	Add Word	ADD	3T5(rt3), 3T5(ra3), 3T5(rb3)
SUB45 rt4, rb5	Subtract Word	SUB	4T5(rt4), 4T5(rt4), rb5
SUB333 rt3, ra3, rb3	Subtract Word	SUB	3T5(rt3), 3T5(ra3), 3T5(rb3)



Table 36. Shift Instructions with Immediate (V1 16-bit)

	Mnemonic	Instruction		32-bit Operation
SRAI45	rt4, imm5u Offici	Shift Right Arithmetic Immediate	SRAI	4T5(rt4), 4T5(rt4), imm5u
SRLI45	rt4, imm5Relea	Shift Right Logical Immediate	SRLI	4T5(rt4), 4T5(rt4), imm5u
SLLI333	rt3, ra3, imm3u	Shift Left Logical Immediate	SLLI	3T5(rt3), 3T5(ra3), ZE(imm3u)

Table 37. Bit Field Mask Instructions with Immediate (V1 16-bit)

Mnemonic	Instruction	32-bit Operation
BFMI333 rt3, ra3, imm3u	Bit Field Mask Immediate	See the following individual mappings.
ZEB33 rt3, ra3 (BFMI333 rt3, ra3, 0)	Zero Extend Byte	ZEB 3T5(rt3), 3T5(ra3)
ZEH33 rt3, ra3 (BFMI333 rt3, ra3, 1)	Zero Extend Halfword	ZEH 3T5(rt3), 3T5(ra3)
SEB33 rt3, ra3 (BFMI333 rt3, ra3, 2)	Sign Extend Byte	SEB 3T5(rt3), 3T5(ra3)
SEH33 rt3, ra3 (BFMI333 rt3, ra3, 3)	Sign Extend Halfword	SEH 3T5(rt3), 3T5(ra3)
	Extension Set (Non-Bas	seline)
XLSB33 rt3, ra3 (BFMI333 rt3, ra3, 4)	Extract LSB	ANDI 3T5(rt3), 3T5(ra3), 0x1
X11B33 rt3, ra3 (BFMI333 rt3, ra3, 5)	Extract the least 11 Bits	ANDI 3T5(rt3), 3T5(ra3), 0x7FF



Table 38. Load / Store Instructions (V1 16-bit)

Mnemonic	Instruction		32-bit Operation
LWI450 rt4, [ra5]	Load Word Immediate	LWI	4T5(rt4), [ra5 + 0]
LWI333 rt3, [ra3+)	Load Word Immediate	LWI	3T5(rt3), [3T5(ra3) +
(imm3u << 2)]	CO Minimediate		ZE(imm3u << 2)]
LWI333.bi rt3, [ra3],	Load Word Immediate	LWI.bi	3T5(rt3), [3T5(ra3)],
(imm3u << 2)	with Post-increment		ZE(imm3u << 2)
LHI333 rt3, [ra3+	Load Halfword	LHI	3T5(rt3), [3T5(ra3) +
(imm3u << 1)]	Immediate		ZE((imm3u << 1))]
LBI333 rt3, [ra3+	Load Byte Immediate	LBI	3T5(rt3), [3T5(ra3), ZE(imm3u)]
imm3u]	Load Byte Illinediate	LDI	313(1(3), [313(183), ZE(IIIIII3U)]
SWI450 rt4, [ra5]	Store Word Immediate	SWI	4T5(rt4), [ra5 + 0]
SWI333 rt3, [ra3+	Store Word Immediate	SWI	3T5(rt3), [3T5(ra3) +
(imm3u << 2)]	Store word millediate		ZE(imm3u << 2)]
SWI333.bi rt3, [ra3],	Store Word Immediate	SWI.bi	3T5(rt3), [3T5(ra3)],
(imm3u << 2)	with Post-increment		ZE(imm3u << 2)
SHI333 rt3, [ra3+	Store Halfword	SHI	3T5(rt3), [3T5(ra3) +
(imm3u << 1)]	Immediate		ZE(imm3u << 1)]
SBI333 rt3, [ra3+	Stone Pute Immediate	SBI	9T5(nt9) [9T5(no9) + 7E(inneg.)]
imm3u]	Store Byte Immediate	SDI	3T5(rt3), [3T5(ra3) + ZE(imm3u)]

Table 39. Load/Store Instructions with Implied FP (V1 16-bit)

	Mnemonic	Instruction	32-bit Operation
LWI37	rt3, [fp+(imm7u << 2)]	Load Word with Implied FP	LWI 3T5(rt3), [FP + ZE(imm7u << 2)]
SWI37	rt3, [fp+(imm7u << 2)]	Store Word with Implied FP	SWI 3T5(rt3), [FP + ZE(imm7u << 2)]



Table 40. Branch and Jump Instructions (V1 16-bit)

	Mnemonic	Instruction	32-bit Operation
BEQS38	rt3, imm8s	Branch on Equal (implied	BEQ 3T5(rt3), R5, SE(imm8s)
DEGSSO	Offici	r5)	(next sequential PC = PC + 2)
BNES38	rt3, imm88eea	Branch on Not Equal	BNE 3T5(rt3), R5, SE(imm8s)
DIVESSO	rts, illinos relea	(implied r5)	(next sequential PC = PC + 2)
BEQZ38	rt3, imm8s	Branch on Equal Zero	BEQZ 3T5(rt3), SE(imm8s)
DEQ238	rts, illillos		(next sequential $PC = PC + 2$)
BNEZ38	rt3, imm8s	Branch on Not Equal Zero	BNEZ 3T5(rt3), SE(imm8s)
DIVEZSO	rto, illillos		(next sequential $PC = PC + 2$)
Ј8	imm8s	Jump Immediate	J SE(imm8s)
JR5	rb5	Jump Register	JR rb5
RET5	rb5	Return from Register	RET rb5
JRAL5	rb5	Jump Register and Link	JRAL rb5

Table 41. Compare and Branch Instructions (V1 16-bit)

	Mnemonic	Instruction		32-bit Operation
SLTI45	ra4, imm5u	Set on Less Than Unsigned Immediate	SLTI	R15, 4T5(ra4), ZE(imm5u)
SLTSI45	ra4, imm5u	Set on Less Than Signed Immediate	SLTSI	R15, 4T5(ra4), ZE(imm5u)
SLT45	ra4, rb5	Set on Less Than Unsigned	SLT	R15, 4T5(ra4), rb5
SLTS45	ra4, rb5	Set on Less Than Signed	SLTS	R15, 4T5(ra4), rb5
BEQZS8	imm8s	Branch on Equal Zero (implied r15)	BEQZ (next seque	r15, SE(imm8s) ntial PC = PC + 2)
BNEZS8	imm8s	Branch on Not Equal Zero (implied r15)	BNEZ (next seque	r15, SE(imm8s) ntial PC = PC + 2)



Table 42. Misc. Instructions (V1 16-bit)

Mnemonic	Instruction	32-bit Operation
BREAK16 SWID9	Breakpoint	BREAK ZE(SWID9)
NOP16 Offici (alias of SRLI45 R0,0)	No Operation	NOP



4. 16/32-bit Baseline Version 2 Instructions

Several 16/32-bit instructions are added to the Baseline instruction set. This set of Baseline instructions is defined as Baseline version 2 instruction set to distinguish with the original Baseline V1 instruction set

These instructions are summarized in the following sections.

- 4.1 16-bit Baseline V2 Instruction on page 33
- 4.2 32-bit Baseline V2 Instruction on page 34



4.1. 16-bit Baseline V2 Instructions

Table 43. ALU Instruction (V2 16-bit)

Mnemonic Instruction	32-bit Operation
ADDI10.sp imm10s Relea Add Immediate with implied stack pointer	ADDI sp, sp, SE(imm10s)

Table 44. Load/Store Instructions (V2 16-bit)

Mnemonic	Instruction	32-bit Operation	
LWI37.sp rt3, [+ (imm7u << 2)]	Load word Immediate with implied SP	LWI 3T5(rt3), [SP + ZE(imm7u << 2)]	
SWI37.sp rt3, [+ (imm7u << 2)]	Store word Immediate with implied SP	SWI 3T5(rt3), [SP + ZE(imm7u << 2)]	



4.2. 32-bit Baseline V2 Instructions

Table 45. ALU Instruction (V2)

Mnemonic	Instruction	32-bit Operation
ADDI.gp rt5, imm19sRelea	GP-implied Add Immediate	rt5 = gp + SE(imm19s)

Table 46. Multiply and Divide Instructions (V2)

Mnemonic	Instruction	32-bit Operation
		res = ra5 (unsigned)* rb5;
		if (PSW.BE == 1) {
MIII DG4 wt5 wa5 wh5	Multiply unsigned word to	(rt5_even, rt5_odd) = res;
MULR64 rt5, ra5, rb5	registers	} else {
		(rt5_odd, rt5_even) = res;
		}
		res = ra5 (signed)* rb5;
		if (PSW.BE == 1) {
MULSR64 rt5, ra5, rb5	Multiply signed word to	(rt5_even, rt5_odd) = res;
WOLSKO4 103, 103	registers	} else {
		(rt5_odd, rt5_even) = res;
		}
MADDR32 rt5, ra5, rb5	Multiply and add to 32-bit	res = ra5 * rb5 ;
WADDIGE 113, 143, 163	register	rt5 = rt5 + res(31,0);
MSUBR32 rt5, ra5, rb5	Multiply and subtract	res = ra5 * rb5 ;
MSODK32 1t3, 1d3, 1D3	from 32-bit register	rt5 = rt5 - res(31,0);
DIVID AT AT AT AT	Unsigned integer divide to	rt5 = Floor(ra5 (unsigned) / rb5);
DIVR rt5, rs5, ra5, rb5	registers	rs5 = ra5 (unsigned) mod rb5;
DIVED with not not white	Signed integer divide to	rt5 = Floor(ra5 (signed) / rb5);
DIVSR rt5, rs5, ra5, rb5	registers	rs5 = ra5 (signed) mod rb5;



Table 47. Load/Store Instructions (V2)

Mnemonic	Instruction	32-bit Operation
IDI on the first the second of	GP-implied Load	address = gp + SE(imm19s)
LBI.gp rt5, [+ imm19s]	unsigned Byte Immediate	rt5 = ZE(Byte-memory(address))
LBSI.gp rt5, [+ imm19s]	GP-implied Load signed	address = gp + SE(imm19s)
rparish Lta' i i i i i i i i i i i i i i i i i i i	Byte Immediate	rt5 = SE(Byte-memory(address))
	GP-implied Load	address = gp + SE(imm18s << 1)
LHI.gp rt5, [+ (imm18s << 1)]	unsigned Halfword	rt5 = ZE(Halfword-memory(address))
	Immediate	1to - ZE(Hallword-memory(address))
LHSI.gp rt5, [+ (imm18s << 1)]	GP-implied Load signed	address = gp + SE(imm18s << 1)
L151.gp 1t0, [+ (mm1105 \< 1)]	Halfword Immediate	rt5 = SE(Halfword-memory(address))
LWI.gp rt5, [+ (imm17s << 2)]	GP-implied Load Word	address = gp + SE(imm17s << 2)
LWI.gp rt5, [+ (imm17s << 2)]	Immediate	rt5 = Word-memory(address)
CDI on the Limited	GP-implied Store Byte	address = gp + SE(imm19s)
SBI.gp rt5, [+ imm19s]	Immediate	Byte-memory(address) = rt5[7:0]
	GP-implied Store	address = gp + SE(imm18s << 1)
SHI.gp rt5, [+ (imm18s << 1)]	Halfword Immediate	Halfword-memory(address) = rt5[15:0]
CWI on wt5 [(imm17s cc 2)]	GP-implied Store Word	address = gp + SE(imm17s << 2)
SWI.gp rt5, [+ (imm17s << 2)]	Immediate	Word-memory(address) = rt5
LMWA.{b a}{i d}{m?} rb5, [ra5],	Load multiple word with	C
re5, Enable4	alignment check	See page 329 for details.
SMWA.{b a}{i d}{m?} rb5, [ra5],	Store multiple word with	Coo maga 244 for details
re5, Enable4	alignment check	See page 344 for details.
	Load Byte with User	Equivalent to the LB instruction but with the
LBUP rt, [ra + (rb << sv)]	Privilege	user mode privilege address translation. See
	Frivnege	page 326 for details.
	Store Byte with User	Equivalent to the SB instruction but with the
SBUP rt, [ra + (rb << sv)]	Privilege	user mode privilege address translation. See
	11111050	page 342 for details.



5. 16/32-bit Baseline Version 3 and Version 3 MCU Instructions

The baseline V3 instructions and V3 MCU (V3m) instructions are both devised to improve code density. Furthermore, the baseline V3 instructions also improve Thread-Local Storage (TLS) implementation efficiency. In contrast, the baseline V3m instructions are additionally designed to minimize hardware cost, so V3m only include part of the baseline V3 instructions while excluding some of the baseline V1/V2 instructions.

These V3 and V3m instructions are summarized in the following sections:

- 5.1 Differences Between Baseline V3 and V3m Instructions on page 37
- 5.2 32-bit Baseline V3 Instruction on page 40
- 5.3 16-bit Baseline V3 Instruction on page 42



5.1. Differences Between Baseline V3 and V3m Instructions

To minimize hardware cost, only part of the baseline V3 instructions are included in the baseline V3m instructions. Table 48 summarizes V3 instructions and indicates which ones are included in V3m.

Table 48. Baseline V3 and V3m Instructions

Mnemonic	Instruction	V3m Instruction	16- or 32-bit
ADD_SLLI	Addition with Shift Left Logical Immediate		32-bit
ADD_SRLI	Addition with Shift Right Logical Immediate		32-bit
ADDRI36.SP	Add Immediate to Register with Implied Stack Register	Yes	16-bit
ADD5.PC	Add with Implied PC		16-bit
AND_SLLI	Logical And with Shift Left Logical Immediate		32-bit
AND_SRLI	Logical And with Shift Right Logical Immediate		32-bit
AND33	Bit-wise Logical And	Yes	16-bit
BITC	Bit Clear		32-bit
BITCI	Bit Clear Immediate		32-bit
BEQC	Branch on Equal Constant	Yes	32-bit
BNEC	Branch on Not Equal Constant	Yes	32-bit
BMASKI33	Bit Mask Immediate	Yes	16-bit
CCTL L1D_WBALL	L1D Cache Writeback All		32-bit
FEXTI33	Field Extraction Immediate	Yes	16-bit
JRALNEZ	Jump Register and Link on Not Equal Zero		32-bit
JRNEZ	Jump Register on Not Equal Zero		32-bit
LWI45.FE	Load Word Immediate with Implied Function Entry Point (R8)	Yes	16-bit
MOVD44	Move Double Registers	Yes	16-bit



Mnemonic	Instruction	V3m Instruction	16- or 32-bit
MOVPI45	Move Positive Immediate	Yes	16-bit
MUL33	Multiply Word to Register	Yes	16-bit
NEG33	Negative	Yes	16-bit
NOT33	Logical Not Case	Yes	16-bit
OR_SLLI	Logical Or with Shift Left Logical Immediate		32-bit
OR_SRLI	Logical Or with Shift Right Logical Immediate		32-bit
OR33	Bit-wise Logical Or	Yes	16-bit
POP25	Pop Multiple Words from Stack and Return	Yes	16-bit
PUSH25	Push Multiple Words to Stack and Set Function Entry Point (R8)	Yes	16-bit
SUB_SLLI	Subtration with Shift Left Logical Immediate		32-bit
SUB_SRLI	Subtration with Shift Right Logical Immediate		32-bit
XOR_SLLI	Logical Exclusive Or with Shift Left Logical Immediate		32-bit
XOR_SRLI	Logical Exclusive Or with Shift Right Logical Immediate		32-bit
XOR33	Bit-wise Logical Exclusive Or	Yes	16-bit

To further save hardware cost, the baseline V3m instruction also excludes some baseline V1/V2 instructions. These V1/V2 instructions excluded from V3m are listed in Table 49.

Table 49. Baseline V1/V2 Instructions Excluded from Baseline V3m

Instruction Type	Instructions Excluded from V3m	Baseline
lmw/smw	lmwa, smwa	V2
	unlaigned data access for lmw and smw	V1
move	mtusr	V1
	mfusr	V1
D related	All D register related instructions	V1



Instruction Type	Instructions Excluded from V3m	Baseline
Mul/Div	mulr64	V2
	mulsr64	V2
system	cctl	V1
	tlbopelease	V1
	dpref	V1
	dprefi	V1
	llw	V1
	scw	V1
	lwup	V1
	swup	V1
	teqz	V1
	tnez	V1
	trap	V1
	lbup	V2
	sbup	V2
others	j*.xTO*	V1
	ret.x*	V1



5.2. 32-bit Baseline V3 Instructions

Table 50. ALU Instructions with Shift Operation (V3)

Mnemonic	Instruction	32-bit Operation
ADD_SLLI rt5, ra5, rb5, imm5u	Addition with Shift Left Logical Immediate	rt5 = ra5 + (rb5 << imm5u)
ADD_SRLI rt5, ra5, rb5, imm5u	Addition with Shift Right Logical Immediate	rt5 = ra5 + (rb5 >> imm5u)
AND_SLLI rt5, ra5, rb5, imm5u	Logical And with Shift Left Logical Immediate	rt5 = ra5 & (rb5 << imm5u)
AND_SRLI rt5, ra5, rb5, imm5u	Logical And with Shift Right Logical Immediate	rt5 = ra5 & (rb5 >> imm5u)
OR_SLLI rt5, ra5, rb5, imm5u	Logical Or with Shift Left Logical Immediate	rt5 = ra5 (rb5 << imm5u)
OR_SRLI rt5, ra5, rb5, imm5u	Logical Or with Shift Right Logical Immediate	rt5 = ra5 (rb5 >> imm5u)
SUB_SLLI rt5, ra5, rb5, imm5u	Subtration with Shift Left Logical Immediate	rt5 = ra5 - (rb5 << imm5u)
SUB_SRLI rt5, ra5, rb5, imm5u	Subtration with Shift Right Logical Immediate	rt5 = ra5 - (rb5 >> imm5u)
XOR_SLLI rt5, ra5, rb5, imm5u	Logical Exclusive Or with Shift Left Logical Immediate	rt5 = ra5 ^ (rb5 << imm5u)
XOR_SRLI rt5, ra5, rb5, imm5u	Logical Exclusive Or with Shift Right Logical Immediate	rt5 = ra5 ^ (rb5 >> imm5u)



Table 51. Conditional Branch and Jump Instructions (V3)

1	Mnemonic	Instruction	32-bit Operation
BEQC	rt5 , imm11s, imm8s	Branch on Equal Constant	if (rt5 == SE(imm11s))
DLQC	Offici	a land on Equal constant	PC = PC + SE(imm8s << 1)
BNEC	rt5 , imm11s, imm8s	Branch on Not Equal	if (rt5 != SE(imm11s))
DIVLO	no, interesa	Constant	PC = PC + SE(imm8s << 1)
			if (rb5!=0) {
			PC = rb5;
JRALNEZ	rt5 , rb5	Jump Register and Link	} else {
JICALINEZ	JRALNEZ It3, ID3	on Not Equal Zero	PC = PC + 4;
			}
			rt5 = PC + 4;
			if (rb5!=0)
JRNEZ	rb5	Jump Register on Not	PC = rb5;
JIVIVILLI	100	Equal Zero	else
			PC = PC + 4;

Table 52. Bit Manipulation Instructions (V3)

Mnemonic		Instruction	32-bit Operation
BITC	rt5 , ra5, rb5	Bit Clear	rt5 = ra5 & (~rb5)
BITCI	rt5 , ra5, imm15u	Bit Clear Immediate	rt5 = ra5 & (~(ZE(imm15u)))

Table 53. Cache Control Instruction (V3)

Mnemonic		Instruction	32-bit Operation	
CCTL	L1D WBALL, level	L1D Cache Writeback All	Perform a writeback operation on L1D cache.	
	LID_WDALL, level		See page 364 for details.	



5.3. 16-bit Baseline V3 Instructions

Table 54. ALU Instructions (V3 16-bit)

M	Inemonic Hici	Instruction	32-bit Operation
ADDRI36.SP	rt3, imm8uelea	Add Immediate to Register with Implied Stack Register	rt3 = R31 + imm6u<<2
ADD5.PC	rt5	Add with Implied PC	rt5 = PC + rt5
AND33	rt3, ra3	Bit-wise Logical And	rt3 = rt3 & ra3
NEG33	rt3, ra3	Negative	rt3 = -ra3
NOT33	rt3, ra3	Logical Not	rt3 = ~ra3
OR33	rt3, ra3	Bit-wise Logical Or	rt3 = rt3 ra3
XOR33	rt3, ra3	Bit-wise Logical Exclusive Or	rt3 = rt3 ^ ra3

Table 55. Bit Manipulation Instructions (V3 16-bit)

Mnemonic		Instruction	32-bit Operation
BMASKI33	rt3, imm3u	Bit Mask Immediate	rt3 = rt3 & 2 ^{imm3u}
FEXTI33	rt3 imm3u	Field Extraction	rt3 = rt3 & (2imm3u+1 - 1)
FEX1133	rt3, imm3u	Immediate	113 = 113 & (2 = -1)

Table 56. Misc. Instructions (V3 16-bit)

Mnemonic	Instruction	32-bit Operation
LWI45.FE rt4, [imm7n]	Load Word Immediate with Implied Function Entry Point (R8)	address = R8 + SE((imm5u - 32) << 2) rt4 = Word-memory(address)
MOVD44 rt1, ra1	Move Double Registers	rt1 = ra1 rt2 = ra2





Mnemonic		Instruction	32-bit Operation
MOVPI45	rt4, imm6u	Move Positive Immediate	rt4 = imm5u + 16
MIII 22	rt3, ra3	Multiply Word to Pogistor	Mresult = rt3 * ra3;
MUL33	1 Offici	Multiply Word to Register	rt3 = Mresult(31,0);
POP25	Re, imm8u2 ea	Pop Multiple Words from Stack and Return	See page 379 for details.
		Push Multiple Words to	
PUSH25	Re, imm8u	Stack and Set Function	See page 382 for details.
		Entry Point (R8)	



6. 32-bit ISA Extensions

This chapter describes instructions of various 32-bit ISA extensions in the following sections:

- 6.1 Performance Extension V1 Instructions on page 45
- 6.2 Performance Extension V2 Instructions on page 46
- 6.3 32-bit String Extension Instructions on page 47



6.1. Performance Extension V1 Instructions

The performance extension version 1 instructions can optimize high level language (C / C++) performance. The instructions in this extension are summarized in Table 57 and described in Section 9.3.

Table 57. Performance Extension V1 Instructions

Mnemonic		Instruction	Operation
ABS	rt5, ra5	Absolute with Register	rt5 = ra5
AVE	rt5, ra5, rb5	Average two signed integers with rounding	rt5 = (ra5 + rb5 + 1) (arith) >> 1
MAX	rt5, ra5, rb5	Return the Larger	rt5 = signed-max (ra5, rb5)
MIN	rt5, ra5, rb5	Return the Smaller	rt5 = signed-min (ra5, rb5)
BSET	rt5, ra5, imm5u	Bit Set	rt5 = ra5 (1 << imm5u)
BCLR	rt5, ra5, imm5u	Bit Clear	rt5 = (ra5 && ~(1 << imm5u))
BTGL	rt5, ra5, imm5u	Bit Toggle	rt5 = ra5 ^ (1 << imm5u)
BTST	rt5, ra5, imm5u	Bit Test	rt5 = (ra5 && (1 << imm5u))? 1 : 0
CLIPS	rt5, ra5, imm5u	Clip Value Signed	$rt5 = (ra5 > 2^{imm5u}-1)? 2^{imm5u}-1 : ((ra5 < -2^{imm5u})? -2^{imm5u} : ra5)$
CLIP	rt5, ra5, imm5u	Clip Value	$rt5 = (ra5 > 2^{imm5u}-1)? \ 2^{imm5u}-1 : ((ra5 < 0)? \ 0 :$ ra5)
CLZ	rt5, ra5	Counting Leading Zeros in Word	rt5 = COUNT_ZERO_FROM_MSB(ra5)
CLO	rt5, ra5	Counting Leading Ones in Word	rt5 = COUNT_ONE_FROM_MSB(ra5)



6.2. Performance Extension V2 Instructions

The performance extension version 2 instructions can optimize multimedia encoding/decoding processing related applications. The instructions in this extension are summarized in Table 58 and described in Section 9.4.

Release
Table 58. Performance Extension V2 Instructions

Mnemonic	Instruction	Operation
BSE rt5, ra5, rb5	P'adam F and 's	rt5 = Bitstream_Extract(ra5, rb5)
DSE 113, 133, 103	Bitstream Extraction	See page 243 for details.
BSP rt5, ra5, rb5	Pitetroom Docking	rt5 = Bitstream_Packing(ra5, rb5)
BSP rt5, ra5, rb5	Bitstream Packing	See page 249 for details.
	Parallel Byte Sum of Absolute Difference	a = ABS(ra5(7,0) - rb5(7,0));
		b = ABS(ra5(15,8) - rb5(15,8));
PBSAD rt5, ra5, rb5		c = ABS(ra5(23,16) - rb5(23,16));
		d = ABS(ra5(31,24) - rb5(31,24));
		rt5 = a + b + c + d;
		a = ABS(ra5(7,0) - rb5(7,0));
	Parallel Byte Sum of	b = ABS(ra5(15,8) - rb5(15,8));
PBSADA rt5, ra5, rb5	Absolute Difference	c = ABS(ra5(23,16) - rb5(23,16));
	Accumulate	d = ABS(ra5(31,24) - rb5(31,24));
		rt5 = rt5 + a + b + c + d;



6.3. 32-bit String Extension

The string extension instructions can optimize text and string processing related algorithms.

These instructions are summarized in Table 59 and described in Section 9.5.

Table 59. String Extension Instructions

Mnemonic	Instruction	Operation
FFB rt5, ra5, rb5	Find First Byte	rt5 = Find_First_Byte(ra5, rb5)
112 100,100		See page 256 for details.
EEDI akt aat imme	Find First Byte Immediate	rt5 = Find_First_Byte(ra5, imm8)
FFBI rt5, ra5, imm8		See page 258 for details.
FFMISM rt5, ra5, rb5	Find First Mis-Match	rt5 = Find_First_Mismatch(ra5, rb5)
FFWHSWI 1t5, 1a5, 1b5		See page 260 for details.
FLMISM rt5, ra5, rb5	Find Last Mis-Match	rt5 = Find_Last_Mismatch(ra5, rb5)
FLMISM rt5, ra5, rb5		See page 262 for details.



7. Coprocessor Extension Instructions

For detailed coprocessor extension instruction information, please see $AndeStar^{TM}$ Instruction Set Architecture Coprocessor Extension Manual (UM028).





8. 16-bit EX9IT Extension

8.1. Introduction ficial

EX9IT is an extension for code size reduction. Compiler can put a frequently used 32-bit instruction in the instruction table and replace the 32-bit instruction with the 16-bit "ex9.it" instruction in the code for the code size reduction purpose. This code size reduction method may have performance impact and may lengthen the execution time of the code; so compiler should do it with care.

An instruction entry in the instruction table is 32-bits. If an instruction entry contains two 16-bit instructions, only the first 16-bit instruction will be executed by the "ex9.it" instruction. Under this execution constraint, there is no code size reduction benefit to put 16-bit instructions in the instruction table.


For performance reasons, there are two configurations to implement the instruction table of the ex9.it instruction. The first configuration is an instruction table stored in memory and pointed to by the ITB register. This configuration is more flexible but may have worse performance.

The second configuration is a hard-wired internal instruction table. In this hard-wired configuration, there is no need for a program to initialize the ITB register. This configuration is less flexible but may have better performance. The gate count of a CPU core of this configuration is bigger, but the memory requirement of this configuration is smaller.



8.2. Modification to MSC_CFG System Register

The ex9it extension adds a configuration bit (EIT) to the MSC_CFG configuration system register (MSC_CFG[24]) with the following format.



Field Name	Bits		Description			Reset	
	[24] -	Indicate whe	whether ex9it extension is supported or not.				
EIT		EIT [24]	Value	Meaning		RO	IM
EII			0	ex9it extension is not supported.		RO	11V1
		1	ex9it extension is supported.				
				1			



8.3. New "ITB" USR

One new USR, Instruction Table Base (ITB), is defined when MSC_CFG.EX9 is set. ITB has a read-only bit that indicates the configuration of the instruction table. If the instruction table is stored in memory, ITB will have a read/write address field which points to the base of the 4-byte aligned 512-entry (entry 0 to 511) instruction table. Each entry of the instruction table stores a 32-bit instruction that can be executed by executing a 16-bit "ex9.it entry#" instruction.

The following format and table defines each field of the ITB USR. If a field of the ITB USR is reserved, the field has a type of RAZWI (Read as zero and write ignored).

31	2	1	0
Addr		Reserved	HW

Field Name	Bits		Description	Туре	Reset
		This bit specifies if the instruction table is hard-wired.			
		Value	Meaning		
		0	The instruction table is in memory.		
HW	[0]	1	The instruction table is hard-wired. Software does not have to set up ITB.ADDR in order to use the ex9.it	RO	IM
			instruction.		
Addr	[31:2]	If ITB.HW = If ITB.HW = table. To ma	instruction. Indicates base address of the instruction table. If ITB.HW == 1, this field is reserved. If ITB.HW == 0, this field is the base address of the instruction able. To make sure the readers of ITB will get the correct value of ITB, an ISB instruction is needed after the ITB USR is updated by		DC



8.4. New instruction "EX9.IT" (Execution on Instruction Table)

Table 60. EX9IT Extension Instruction

Mnemo	nic Officia	Instruction	Operation			
EX9.IT imm9u	Releas	Execute instruction entry	Execute(ITB[imm9u])			
EAS.11 IIIIIISU	iı	n Instruction Table	See page 390 for details.			



9. Detailed Instruction Description

This chapter lists all instructions in alphabetical order in each section with the following format:

Mnemonic (Brief Description)

Type: Type of this instruction in the Andes ISA

Format: Word encoding and format of this instruction

Syntax: Assembler syntax of this instruction

Purpose: Purpose of this instruction

Description: Detailed descriptions of this instruction

Operations: A more formal way to define the operations of this instruction.

Exceptions: The exceptions caused by this instruction

Privileged level: The processor operating mode(s) for this instruction to execute

Note: Additional information about this instruction



9.1. 32-bit Baseline V1 Instructions

9.1.1. ADD (Addition)

Type: 32-bit Baseline

Release

Format:

31	30		25	24	20	19	15	14	10	9	5	4	0
0		ALU_1 100000		F	E t	R	a	R	lb	000	000	AI 000	OD 000

Syntax: ADD Rt, Ra, Rb

Purpose: Add the contents of two registers.

Description: This instruction adds the content of Ra and that of Rb, then writes the result to Rt.

Operations:

$$Rt = Ra + Rb;$$

Exceptions: None


Privilege level: All

Note:



9.1.2. ADDI (Add Immediate)

Type: 32-bit Baseline



Syntax: ADDI Rt, Ra, imm15s

Purpose: Add the content of a register and a signed constant.

Description: This instruction adds the content of Ra and the sign-extended imm15s, then writes the result to Rt.

Operations:

$$Rt = Ra + SE(imm15s);$$

Exceptions: None


Privilege level: All

Note:



9.1.3. AND (Bit-wise Logical And)

Type: 32-bit Baseline



Syntax: AND Rt, Ra, Rb

Purpose: Perform a bit-wise logical AND operation on the content of two registers.

Description: This instruction uses a bit-wise logical AND operation to combine the content of Ra with that of Rb, then writes the result to Rt.

Operations:

$$Rt = Ra \& Rb;$$

Exceptions: None


Privilege level: All

Note:



9.1.4. ANDI (And Immediate)

Type: 32-bit Baseline



Syntax: ANDI Rt, Ra, imm15u

Purpose: Perform a bit-wise logical AND operation on the content of a register with an unsigned constant.

Description: This instruction uses a bit-wise logical AND operation to combine the content of Ra and the zero-extended imm15u, then writes the result to Rt.

Operations:

$$Rt = Ra \& ZE(imm15u);$$

Exceptions: None


Privilege level: All

Note:



9.1.5. BEQ (Branch on Equal)

Type: 32-bit Baseline



Syntax: BEQ Rt, Ra, imm14s

Purpose: Perform conditional PC-relative branching based on the result of comparing the contents of two registers.

Description: If the content of Rt is equal to that of Ra, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm14s << 1) value. The branch range is \pm 16K bytes.

Operations:

```
if (Rt == Ra) { PC = PC + SE(imm14s << 1);}
```

Exceptions: None

Privilege level: All



9.1.6. BEQZ (Branch on Equal Zero)

Type: 32-bit Baseline

Form	at:	Of	ficial					
31	30	25	24 50 20	19	16	15		0
	BR2		Rt	BE	EQZ		imm16s	
0	1001	11	Kt	00	010		111111108	

Syntax: BEQZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt is equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt == 0) {
PC = PC + SE(imm16s << 1);
```

Exceptions: None

Privilege level: All



9.1.7. BGEZ (Branch on Greater than or Equal to Zero)

Type: 32-bit Baseline

Form	at:	Of	ficial						
31	30	25		20	19	16	15		0
0	BR2		Dt		BGEZ			imm16s	
	10011	1	Rt		01	00		111111108	

Syntax: BGEZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is greater than or equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt >= 0) { PC = PC + SE(imm16s << 1);}
```


Exceptions: None

Privilege level: All



9.1.8. BGEZAL (Branch on Greater than or Equal to Zero and Link)

Type: 32-bit Baseline



Syntax: BGEZAL Rt, imm16s

Purpose: Perform conditional PC-relative function call branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is greater than or equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes. The instruction writes the program address of the next sequential instruction (PC+4) to R30 (Link Pointer register) unconditionally for function call return.

Operations:

```
bcond = Rt
R30 = PC + 4;
if (bcond >= 0) {
   PC = PC + SE(i mm16s << 1);
}</pre>
```

Exceptions: None

Privilege level: All



9.1.9. BGTZ (Branch on Greater than Zero)

Type: 32-bit Baseline

Form	nat:	O.	fficial					
31	30	25	24 5 20	19	16	15		0
0	BR	2	Rt	ВС	TZ		imm16s	
	1001	11	Νί	01	110		111111105	

Syntax: BGTZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is greater than zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt > 0) \{ PC = PC + SE(imm16s << 1); \}
```


Exceptions: None

Privilege level: All



9.1.10. BLEZ (Branch on Less than or Equal to Zero)

Type: 32-bit Baseline



Syntax: BLEZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is less than or equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt \le 0) \{ PC = PC + SE(imm16s \le 1); \}
```


Exceptions: None

Privilege level: All



9.1.11. BLTZ (Branch on Less than Zero)

Type: 32-bit Baseline



Syntax: BLTZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is less than zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt < 0) {
 PC = PC + SE(imm16s << 1);}
```


Exceptions: None

Privilege level: All



9.1.12. BLTZAL (Branch on Less than Zero and Link)

Type: 32-bit Baseline



Syntax: BLTZAL Rt, imm16s

Purpose: Perform conditional PC-relative function call branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt, treated as a signed integer, is less than zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes. The instruction writes the program address of the next sequential instruction (PC+4) to R30 (Link Pointer register) unconditionally for function call return.

Operations:

```
bcond = Rt
R30 = PC + 4;
if (bcond < 0) {
   PC = PC + SE(i mm16s << 1);
}</pre>
```


Exceptions: None

Privilege level: All



9.1.13. BNE (Branch on Not Equal)

Type: 32-bit Baseline



Syntax: BNE Rt, Ra, imm14s

Purpose: Perform conditional PC-relative branching based on the result of comparing the contents of two registers.

Description: If the content of Rt is not equal to that of Ra, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm14s << 1) value. The branch range is \pm 16K bytes.

Operations:

```
if (Rt != Ra) {
   PC = PC + SE(imm14s << 1);
}</pre>
```


Exceptions: None

Privilege level: All



9.1.14. BNEZ (Branch on Not Equal Zero)

Type: 32-bit Baseline



Syntax: BNEZ Rt, imm16s

Purpose: Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

Description: If the content of Rt is not equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm16s << 1) value. The branch range is \pm 64K bytes.

Operations:

```
if (Rt != 0) { PC = PC + SE(imm16s << 1);}
```


Exceptions: None

Privilege level: All



9.1.15. BREAK (Breakpoint)

Type: 32-bit Baseline



Syntax: BREAK SWID

Purpose: Generate a Breakpoint exception.

Description: This instruction unconditionally generates a Breakpoint exception and transfers control to the Breakpoint exception handler. Software uses the 15-bit SWID of the instruction as a parameter to distinguish different breakpoint features and usages.

Operations:

Generate_Exception(Breakpoint);

Exceptions: Breakpoint

Privilege level: All

Note:



9.1.16. CCTL (Cache Control)

Type: 32-bit Baseline

Forn	nat:		Offic	ial								
31	30	25	24 20	19	15	14	11	10	9	5	4	0
0	MIS 1100		Rt/Rb	Ra	1	00	00	level	Sub	Туре		CTL 001

Syntax: CCTL Ra, SubType

CCTL Ra, SubType, level (VA writeback or invalidate operation)

CCTL Rt, Ra, SubType (Cache read operation)
CCTL Rb, Ra, SubType (Cache write operation)

CCTL L1D_INVALALL (Cache invalidate all operation)

Purpose: Perform various operations on processor caches. It maintains cache coherence for shared memory.

Description: This instruction performs cache control operations based on the SubType field. The definitions and encodings of the SubType field are listed in Table 61 and Table 62. Some CCTL operations can be used with user privilege to assist in coherence and synchronization management. Some CCTL cache read operations have an additional destination register Rt and some CCTL write operations have an additional source register Rb.

Although defined, certain SubType encodings of the cache control instruction are optional to implement. The execution of an unimplemented optional cache control operation causes a Reserved Instruction exception. So does the execution of an undefined SubType encoding of this instruction.

For the "level" field, please see "multi-level cache management operation" at page 76.



Table 61. CCTL SubType Encoding

Sub	Туре		Bit	4-3		
		0	1	2	3	
Bit	2-0	00 0 ffi		10	11	
		LID_IX	L1D_VA	L1I_IX	L1I_VA	
0	000	L1D_IX_INVAL L1D_VA_INVAL		L1I_IX_INVAL	L1I_VA_INVAL	
1	001	L1D_IX_WB	L1D_VA_WB	-	-	
2	010	L1D_IX_WBINVAL	L1D_VA_WBINVAL	-	-	
3	011	L1D_IX_RTAG	L1D_VA_FILLCK	L1I_IX_RTAG	L1I_VA_FILLCK	
4	100	L1D_IX_RWD	L1D_VA_ULCK	L1I_IX_RWD	L1I_VA_ULCK	
5	101	L1D_IX_WTAG	-	L1I_IX_WTAG	-	
6	110	L1D_IX_WWD	-	L1I_IX_WWD	-	
7	111	L1D_INVALALL	-	-	-	

Table 62. CCTL SubType Definitions

Mnemonics	Operation (Category)	Ra Туре	Rt?/Rb?	User Privilege	Compliance
L1D_IX_INVAL	Invalidate L1D cache (A)	Index	-/-	-	Required
L1D_VA_INVAL	Invalidate L1D cache (A)	1D VA -/- Yes		Yes	Required
L1D_IX_WB	Write Back L1D L1D_IX_WB cache Index (B)		-/-	-	Required
L1D_VA_WB	Write Back L1D cache (B)	VA	-/-	Yes	Required



Mnemonics	Operation (Category)	Ra Туре	Rt?/Rb?	User Privilege	Compliance
L1D_IX_WBINVAL	Write Back & Invalidate L1D cache	Index	-/-	-	Optional
L1D_VA_WBINVAL	Write Back & Invalidate L1D cache (C)	VA	-/-	Yes	Optional
L1D_VA_FILLCK	Fill and Lock L1D cache (D)	VA	-/-	-	Optional
L1D_VA_ULCK	unlock L1D cache (E)	VA	-/-	-	Optional
L1D_IX_RTAG	Read tag L1D cache (F)	Index	Yes/-	-	Optional
L1D_IX_RWD	Read word data L1D cache (G)	Index/w	Yes/-		Optional
L1D_IX_WTAG	Write tag L1D cache* (H)	Index	-/Yes	-	Optional
L1D_IX_WWD	Write word data L1D cache* (I)	Index/w	-/Yes	-	Optional
L1D_INVALALL	Invalidate All L1D cache (J)	N/A	-/-	-	Optional



Mnemonics	Operation (Category)	Ra Type	Rt?/Rb?	User Privilege	Compliance
L1I_VA_FILLCK	Fill and Lock L1I	VA	-/-	-	Optional
L1I_VA_ULCK	unlock L11 cache (E)	VA	-/-	-	Optional
L1I_IX_INVAL	Invalidate L1I cache (A)	Index	-/-	-	Required
L1I_VA_INVAL	Invalidate L1I cache (A)	VA	-/-	Yes	Required
L1I_IX_RTAG	Read tag L1I cache (F)	Index	Yes/-	-	Optional
L1I_IX_RWD	Read word data L1I cache (G)	Index/w	Yes/-		Optional
L1I_IX_WTAG	Write tag L1I cache (H)	Index	-/Yes	-	Optional
L1I_IX_WWD	Write word data L1I cache (I)	Index/w	-/Yes	-	Optional

*Note: An implementation may omit the "Write word data L1D cache" operation since it can achieve the same effect using store instructions after the CCTL "Write tag L1D cache" operation and a "Data Serialization Barrier" instruction.



The content of the register Ra shows the correct cache location for the cache operation. The table below lists its usages:

Ra Type	Usage
	Use the content of Ra directly as a (Index, Way) pair to access the cache
(P	location without going through any translation mechanism. The real format
Index	for the (Index, Way) pair in the content of Ra is implementation-dependent.
muex	However, it should have a general form shown in Figure 1. Software can
	discover the real format by consulting the ICM CFG (cr1) and DCM_CFG (cr2)
	Configuration Registers in the Andes processor core.
	Use the content of Ra directly as a (Index, Way, Word) triple to access the
Index/w	cache location without going through any translation. The "Word" means a
maex/ w	4-byte word in the cache line pointed to by the (Index, Way) pair. The
	remaining description is similar to the "Index" type above.
	Use the content of Ra as a virtual address to access the cache. The address
	goes through the same address translation mechanism in the processor
VA	pipeline as the address of a load/store instruction for D cache or an
VA	instruction fetch for I cache. Perform the specified operation if the address
	hits in the corresponding cache. If the cache is missed, no specific operation is
	performed.




Figure 1. Index Type Format for Ra of CCTL Instruction



The operations of the cache control instruction are grouped and described in the following categories:

(A). Invalidate cache block

This operation unlocks the cache line and sets its state to invalid. It is implementation-dependent on how this instruction affects other states of the cache line such as "way selection." elease

(B). Write back cache bloc

If the cache line state is valid and dirty in a write-back cache, this operation writes the cache line back to memory. It does not affect the lock state of the cache line.

(C). Write back & invalidate cache block

If the cache line state is valid and dirty in a write-back cache, this operation writes the cache line back to memory, and then performs a cache block invalidating operation described in (A).

(D). Fill and lock cache block

If the desired cache line is not present in the cache, this operation fills the cache line into the cache and then sets the lock state of the cache line; if the desired cache line is present in the cache, this instruction only sets the lock state. A locked cache line will not be replaced when a cache miss/fill event happens and can only be unlocked using a cache invalidate or unlock operation.

Since this cache line lock operation is defined under the implementation assumption of a multi-way set-associative cache, the support of this operation is implementation-dependent. If this instruction is supported for a multi-way set-associative cache, it can only lock up to "way-1" cache lines in a cache set; if software wants to get a predictable behavior, be sure not to lock more than "way-1" cache lines in a cache set. If software locks all "way" cache lines in a cache set and ICALCK/DCALCK of Cache Control system register is 0, it is IMPLEMENTATION-DEPENDENT on when an exception will be generated.

(E). Unlock cache block

This operation clears the lock state of the cache if the desired cache line is present in the cache.

(F). Read tag from cache

This operation reads the contents of a cache line tag into a general register Rt. The tag format is implementation-dependent. A reference format is illustrated as follows.



31	23	22	21		2	1	0
Ignore	ed	dirty		PA(31,12)		valid	lock

The content of Ra specifies the index and way of the target cache line.

(G). Read data word from cache

This operation reads a 4-bytes word from a cache line into a general register Rt. The endian format of this operation should depend on the value of PSW.BE. The content of Ra specifies the index, way, and word of the target cache line.

(H). Write tag to cache

This operation writes the cache line tag from a general register Rb. The tag format is implementation-dependent. A reference format is illustrated as follows.

31	23	22	21		2	1	0
Ignored		dirty		PA(31,12)		valid	lock

The content of Ra specifies the index and way of the target cache line.

(I). Write word data to cache

This operation writes a 4-byte word in a general register Rb into a target cache line. The endian format of this operation should depend on the value of PSW.BE. The content of Ra specifies the index, way, and word of the target cache line.

(J). Invalidate all cache block

This operation unlocks all of the cache lines and sets their states to invalid. It is implementation-dependent on how this instruction affects other states of the cache lines such as "way selection."



• Multi-level cache management operation

For a system with multiple levels of caches, it would be more convenient for software to manage a cache block if it can control whether a CCTL write-back or invalidate operation is applied to just the first level cache or to other higher levels of caches as well. This benefits software to use just one CCTL instruction to affect all levels of caches, saving the trouble of using separate instructions to manage each level of cache individually.

To enable this, all of CCTL instructions with VA writeback or VA invalidate related operations have two flavors to indicate if the operation is applied to all levels of caches or only one level. The two flavors are as follows:

All level operation: "CCTL Ra, SubType, alevel"
One level operation: "CCTL Ra, SubType, 1level"

The following SubTypes have these two flavors.

L1D_VA_INVAL
L1D_VA_WB
L1D_VA_WBINVAL
L1I_VA_INVAL

For an AndesCoreTM with MSC_CFG.L2C == 1, the above 4 CCTL "all level" flavors of instructions will pass the CCTL operation to the higher levels of caches. For an AndesCore with MSC_CFG.L2C == 0, the above 4 CCTL "all level" flavors of instructions may behave either like the corresponding "1 level" flavor of instructions or generate a Reserved Instruction exception. The choice is implementation-dependent.

For all other CCTL SubTypes, the "all level" encoded instructions behave as "1 level" encoded instructions when MSC_CFG.L2C == 1. When MSC_CFG.L2C == 0, the "all level" encoded instructions may behave either as "1 level" encoded instructions or generate a Reserved Instruction exception. This choice is implementation-dependent.



For software to make sure the completeness of the "all level" operations, use a "MSYNC all" instruction after the "all level" operations. It guarantees that any instructions after the "MSYNC all" will see the effects completed by the "all level" operations.

Programming Constraints:

- CCTL Ra, L1D_VA_WB, alevel:
 This instruction guarantees to write back a dirty cache line of L1 cache to memory.
- 2. CCTL Ra, L1D_VA_INVAL, alevel:

This instruction invalidates cache lines of different sizes in different levels of a cache hierarchy. To use this instruction, first make sure writing back all data in a cache line unit aligned to the largest cache line size in the cache hierarchy. Otherwise, be sure that the portion of the cache unit covering the largest cache line size, when not written back, contains no dirty data.

Operations:

```
If (SubType is not supported)
 Exception(Reserved Instruction);
If (RaType(SubType) == VA) {
 VA = (Ra);
 PA = AddressTranslation(VA);
 VA_cache_control(SubType, PA, level);
} else {
 \{Idx, way, word\} = (Ra)
 If (Op(SubType) == CacheTagRead) {
     Rt = Idx_cache_tag_read(SubType, Idx, way);
 } else if (Op(SubType) == CacheDataRead) {
     Rt = Idx_cache_data_read(SubType, Idx, way, word);
 } else if (Op(SubType) == CacheWrite) {
     Idx_cache_write(SubType, Rb, Idx, way, word);
 } else {
     Idx_cache_control(SubType, Idx, way);
```



Exceptions:

TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, TLB VLPT miss, imprecise bus error, reserved instruction, privileged instruction, machine error.

When executed under the *user operating mode*, the following four CCTL subtypes will generate exceptions if the page access permission is not setup correctly.

CCTL Subtypes	Required Permission Under <i>User Mode</i>	Generated Exception		
L1D_VA_INVAL	Read	Data write protection violation		
L1D_VA_WB	Write	Data write protection violation		
L1D_VA_WBINVAL	Write	Data write protection violation		
L1I_VA_INVAL	Read	Data read protection violation		

When executed under the *superuser operating mode*, all the CCTL SubTypes will not generate exceptions due to the page read/write/execute permission.

As for the checking and generation of page modified exception, access bit exception and non-executable page exception, the following table lists the expected behaviors:

CCTL SubTypes	Page Modified Exception Under All Modes	Access Bit Exception Under All Modes	Non-executable Page Exception Under All Modes	
L1D_*	Ignore	Ignore	N/A	
L1I_*	Ignore	Ignore	Ignore	

Privilege level: Depends on operation types.

Note:

(1). If the specified cache is implemented, a CCTL instruction should operate on the specified cache regardless of the cache enable/disable control bits in the Cache Control register.



- (2). All non-instruction-fetch-related exceptions generated by a CCTL instruction should have the INST field of the ITYPE register set to 0.
- (3). For normal run time operations (thus excluding CCTL write tag operation), the state transition of the lock flag of a cache line affected by a CCTL instruction is illustrated in the following diagram:




Figure 2. State Diagram of the Lock Flag of a Cache Line Controlled by CCTL



9.1.17. CMOVN (Conditional Move on Not Zero)

Type: 32-bit Baseline

Form	at:	C	Officia	al									
31	30	25	24 2	0	19	15	14	10	9	5	4	0	
0	ALU 1000		Rt		R	a	R	b	000	000		OVN 011	

Syntax: CMOVN Rt, Ra, Rb

Purpose: Move the content of a register based on the result of comparing the content of a register with zero.

Description: If the content of Rb is not equal to zero, this instruction moves the content of Ra to Rt.

Operations:

```
if (Rb != 0) {
   Rt = Ra;
}
```

Exceptions: None

Privilege level: All

Note:



9.1.18. CMOVZ (Conditional Move on Zero)

Type: 32-bit Baseline

Form	at:	C	official									
31	30	25	24 20	19	15	14	10	9	5	4	0	
0	ALU 1000		Rt	F	?a	R	b	00	000	CM0		

Syntax: CMOVZ Rt, Ra, Rb

Purpose: Move the content of a register based on the result of comparing the content of a register with zero.

Description: If the content of Rb is equal to zero, this instruction moves the content of Ra to Rt.

Operations:

```
i f (Rb == 0) {
   Rt = Ra;
}
```

Exceptions: None


Privilege level: All

Note:



9.1.19. DPREF/DPREFI (Data Prefetch)

Type: 32-bit Baseline



Syntax: DPREF SubType, [Ra + (Rb << shift2)]

DPREFI.d SubType, [Ra + (imm15s.000)]

DPREFI.w SubType, [Ra + (imm15s.00)]

Purpose: Hint to move data from memory into data caches before the actual load or store operations. It reduces memory access latency.

Description:

An implementation can use the effective byte address calculated from this instruction (DPREF/DPREFI) to improve performance by moving the memory line containing the address from memory into data caches in advance. However, an implementation may also decide to do nothing at any stage by treating this instruction as a NOP. As a hint, this instruction does not generate any observable results or any exceptions which alter the behavior of a program (e.g. an address exception which leads OS to abort the program.) Note that the "cache line write" hint subtype may be an exception from the above statement. Please see the detailed subtype descriptions followed.



To be effective in increasing performance, the data prefetch instruction should be implemented non-blockingly to overlap with other instructions. The actual number of cache lines and memory hierarchies affected are implementation-dependent.

The effective byte address for DPREF is Ra+(Rb<<shift2) where shift2 is a 2-bit shift amount for Rb.

The effective byte address for DPREFI is defined in two flavors: one for word and the other for double word. The double word flavor has a byte address of Ra+SignExtend(imm15s.000) where imm15s represents an 8-byte-double-word offset. This coarser-grain immediate offset does not sacrifice the data prefetching performance since most of the cache block moves between memory and data cache is greater than 8 bytes. The word flavor has a byte address of Ra+SignExtend(imm15s.00) where imm15s represents a 4-byte-word offset. This finer-grain immediate offset may give hardware a chance to optimize the data prefetch instruction by sub-blocking the data cache and filling the critical word of a prefetched cache line first. The "d" bit (bit 24) in the instruction encoding distinguishes these two flavors as follows:

"d" bit	Meaning
0	DPREFI.w
1	DPREFI.d

The SubType field of this instruction tells hardware the intended use of the prefetched data so that the hardware implementation may use different prefetch schemes to optimize the performance. The definitions of the SubType field are listed in the following table.

Sub Type	Mnemonics	Hint	Description
0	SRD	Single Read	The data will be read for only once. (i.e. no temporal locality)
1	MRD	Multiple Read	The data will be read multiple times. (i.e. has temporal locality)



Sub Type	Mnemonics	Hint	Description
2	SWR	Single Write	The data will be written for only once. (i.e. no temporal locality)
3	Official NWR Release	Multiple Write	The data will be written multiple times. (i.e. has temporal locality)
4	PTE	PTE Preload	Preload page translation information into TLB.
5	CLWR	Cache Line Write	The whole cache line will be written by store instructions. If the cache line is in the data cache and permitted for writing, the processor will do nothing; if the cache line is in the data cache but not permitted for writing, the processor may request the write permission for the cache line; if the cache line is not in the data cache, it may be allocated in the data cache with all zero data and write permission. This instruction may alter memory states of the cache line if the program fails to write the whole cache line with new data later. The final memory states will be UNPREDICTABLE in this case depending on cache hit or miss when this instruction is issued. This memory state altering characteristic is implementation-dependent.
6-15	-	Imp-dep	Implementation dependent

The data prefetch instruction does not prefetch memory locations with uncached attribute.



Operations:

```
VA = Ra+(Rb << shift2); // DPREF
VA = Ra+(imm15s.000); // DPREFI.d
VA = Ra+(imm15s.00); // DPREFI.w
PA_found = MMU_Search(VA);
If (PA_found) {
    (PA, attribute) = MMU_Translate(VA);
    Data_Prefetch(PA, attribute, hint);
} else if (hint == "TLB preload")
    TLB_Preload(VA);</pre>
```

Exceptions:

None, (Implementation-dependent: imprecise cache error or imprecise bus error)

Privilege level: All


Note:

- (1) The effective address of this data prefetch instruction does not need to be aligned to any data type boundary (e.g. word-aligned) since it indicates a cache line rather than a specific data type.
- (2) This data prefetch instruction does not generate any exception. If a hardware page table walker is implemented, this instruction will not generate any hardware page table walk memory access as well.
- (3) This data prefetch instruction may be used ahead of the real memory access instruction and be generated unguardedly inside a loop, so it is very likely to generate an address which falls outside of the legal data range. Then, generating hardware page table walk memory access on a data prefetch instruction with such data address will cause unnecessary execution penalty which deters the usability of this instruction.



9.1.20. DSB (Data Serialization Barrier)

Type: 32-bit Baseline



Syntax: DSB

Purpose: Serialize a read-after-write data dependency for certain architecture/hardware state updates which affect data processing related operations. It guarantees a modified architecture or hardware state can be seen by following dependent data operations.

Description:

This instruction blocks the execution of any subsequent instructions until all previously modified architecture/hardware states can be observed by subsequent dependent data operations in a pipelined processor. It is not needed for general register states since general register states are serialized by hardware.

For user programs, an endian mode change operation (SETEND) requires a DSB instruction to make sure the endian change is seen by following load/store instructions. Other than this case, all uses of DSB are in privileged programs for managing system states.

Operations:

Seri al i ze_Data_States()

Exceptions: None

Privilege level: All



Note:

(1) The following table lists some of the state writers and readers that need DSB between them for the readers to get the expected new value/behaviors.

		Г	T	
State	Writer	Reader	Value	
System register Re	MTSR C	MFSR	New SR value	
PSW.BE	SETEND	load/store	New endian state	
PSW.DT	MTSR	load/store	New translation behavior	
PSW.GIE/ SIM/ H5IM-H0IM	MTSR	following instructions	Interrupt behavior	
PSW.GIE	SETGIE	following instructions	New global interrupt enable state	
PSW.INTL	MTSR	following instructions	Interruption stack behavior	
D\$ line valid	CCTL L1D (sub=inval, WB&inval, WR tag)	load/store	D\$ hit/miss	
		CCTL L1D (sub=RD tag)	Tag valid	
DTLB	TLBOP RWR/ RWLK/ TWR	load/store	Data PA	
	TLBOP FLUA/INV	load/store	TLB miss	
	TLBOP TWR	TLBOP TRD	TLB entry data	
CACHE_CTL (DC_ENA)	MTSR	load/store	D\$ enable/disable behavior	
DLMB (EN)	MTSR	load/store	Data local memory access behavior	
L1_PPTB	MTSR	load/store	HPTWK behavior	
TLB_ACC_XXX	TLBOP TRD	MFSR	TLB read out	



State	Writer	Reader	Value		
DMA channel selection (DMA_CHNSEL)	MTSR DMA_CHNSEL	MTSR/MFSR DMA channel registers	New DMA channel number		
PSW.INTL	iciai				
	ease				
IPSW/P_IPSW	MTCD	IDET	New SR value used by		
P_EVA P_P0/P_P1	MTSR	IRET	an IRET instruction		
P_ITYPE					
OIPC					

(2) PSW.GIE controls if an asynchronous interrupt can be inserted between two instructions. That is, when an instruction observes an updated PSW.GIE value, the value affects if the instruction and its next instruction can be interrupted or not.

Based on this definition, the DSB instruction after a PSW.GIE update operation does not guarantee itself to observe the updated PSW.GIE value and may observe the old PSW.GIE value. Thus, if the PSW.GIE is updated to 0 to disable interrupt, an interrupt can still be inserted between DSB and the immediate following instruction (inst1). The DSB instruction in fact only guarantees that its following instructions (inst1, inst2, etc.) can observe the updated PSW.GIE value to be 0, thereby preventing any interrupt inserted between the immediate following instruction (inst1) and its next instruction (inst2), and onward.

setgie.ddsbinst1


In addition to PSW.GIE, the same definition also works for the following interrupt masking fields:

INT_MASK.SIM
INT_MASK.H5IM-H0IM



9.1.21. IRET (Interruption Return)

Type: 32-bit Baseline



Syntax: IRET

Purpose: Return from interruption to the instruction and states when the processor was being interrupted.

Description: This instruction conditionally updates (pops) the system register and program counter stack such that the processor behavior after the instruction returns to a state when the processor was being interrupted. To be more specific, the following states are updated based on interruption level (INTL) conditions:



For System Privilege Architecture V2:

• For INTL=0, 1

• For INTL=2

$$PC \leftarrow IPC$$

$$IPC \leftarrow P_IPC$$

 $PSW \leftarrow IPSW$

 $IPSW \leftarrow P IPSW$

ITYPE ← P_ITYPE

$$EVA \leftarrow P_EVA$$

$$P0 \leftarrow P_P0$$

$$P1 \leftarrow P_P1$$

• For INTL=3

 $PSW.INTL \leftarrow 2$

For System Privilege Architecture V3:

• For INTL=0, 1, 2

$$PC \leftarrow IPC \leftarrow P_IPC$$
 $PSW \leftarrow IPSW \leftarrow P_IPSW$
 $ITYPE \leftarrow P_ITYPE$

$$EVA \leftarrow P_EVA$$

$$P0 \leftarrow P P0$$

$$P1 \leftarrow P_P1$$

• For INTL=3

$$PSW.INTL \leftarrow 2$$

Since these processor state updates affect processor fetching and data processing behaviors, instruction and data serialization operations are also included in the IRET instruction in addition to the register stack update. Therefore, any instruction or instruction fetching after the IRET can see the newly updated processor states caused by the IRET instruction.



This instruction must read the latest state of the following system registers before performing its operations. So any update of these system registers does not need to add any serialization instruction (ISB or DSB) between the update and this instruction for this IRET to see the latest update. This is an important implementation requirement.

	Опистан			
PSW.INTL	IPC	IPSW	P_IPC	P_IPSW
P_ITYPE	REPEVASE	P_P0	P_P1	OIPC

Operations:

```
If (\{(PSW.INTL==0) \text{ or } (PSW.INTL==1)\} and (SPA==V2)
   PC = IPC;
   PSW = IPSW:
} else if ((PSW.INTL==0) or (PSW.INTL==1) or (PSW.INTL==2)) {
   PC = IPC;
   PSW = IPSW;
   IPC = P IPC:
   IPSW = P_IPSW;
   ITYPE = P ITYPE;
   EVA = P EVA;
   P0 = P P0:
   P1 = P_P1;
} else {
                 // maximum interruption level
   PC = OIPC;
   PSW. INTL = 2:
Serialize Data States()
Seri al i ze_Instructi on_States()
```

Exceptions: Privileged instruction, branch target alignment.

Privilege level: Superuser and above

Note:



9.1.22. ISB (Instruction Serialization Barrier)

Type: 32-bit Baseline

Form	at:	O	ffic	ial						
31	30	25	24	20	19		5	4		0
0	MI 1100		000	000		0000000000000000			ISB 01001	

Syntax: ISB

Purpose: Serialize a read-after-write data dependency for certain architecture/hardware state updates which affect instruction fetching related operations. It also serializes all architecture/hardware state updates that are serialized by a DSB instruction. It guarantees a modified architecture or hardware state can be seen by following dependent instruction fetching operations and data processing operations.

Description:

This instruction blocks the execution of any subsequent instructions until all previously modified architecture/hardware states can be observed by subsequent dependent (1) instruction fetching operations and (2) data processing operations that are serialized by a DSB instruction in a pipelined processor. It is not needed when general register states are serialized by hardware.

The interruption return instruction (IRET) includes implicit ISB operation (including data serialization). Thus, you can use either the IRET or ISB instruction to achieve the expected instruction and data serialization behavior.

Operations:

Seri alize_Data_States()
Seri alize_Instruction_States()

Exceptions: None



Privilege level: All

Note:


The following table lists some of the state writers and readers that need ISB between them for the readers to get the expected new value/behaviors.

Rel	ease		
State	Writer	Reader	Value
PSW.IT	MTSR	Instruction fetch	Instruction translation behavior
ITLB	TLBOP RWR/ RWLK/ TWR	Instruction fetch	Instruction PA
	TLBOP FLUA/ INV	Instruction fetch	TLB miss
I\$ line valid/data	ISYNC	Instruction fetch	New instruction data
I\$ line valid	CCTL L1I (sub=inval)	Instruction fetch	I\$ miss
I\$ line valid/tag	CCTL L1I (sub=WR tag)	CCTL L1I (sub=Rd tag)	I\$ hit
I\$ line data	CCTL L1I (sub=WR word)	CCTL L1I (sub=RD word)	Instruction data
Memory	MSYNC	Instruction fetch	New instruction data
CACHE_CTL (IC_ENA)	MTSR	Instruction fetch	I\$ enable/disable behavior
ILMB (EN)	MTSR	Instruction fetch	Instruction local memory access behavior
L1_PPTB	MTSR	Instruction fetch	HPTWK behavior
IVB	MTSR	Instruction fetch	Interruption behavior



9.1.23. ISYNC (Instruction Data Coherence Synchronization)

Type: 32-bit Baseline



Syntax: ISYNC Ra

Purpose: Make sure the instruction fetch event performed after an instruction serialization barrier instruction (ISB or IRET) can observe the instruction data updated in the cache line address specified by Ra.

Description:

This instruction guarantees that an instruction fetch event after an instruction serialization barrier instruction can properly observe instruction data updated before this instruction. It alleviates the Andes architecture implementation by implementing coherence logic between instruction and data caches to handle self-modifying code.

After generating new instruction data, software is required to use this instruction and the correct instruction sequence to synchronize the updated data between I and D caches. This is for correctly executing the newly modified instruction fetched after an instruction serialization barrier instruction. If software doesn't use this instruction and the correct instruction sequence in the above situation, the Andes implementation may fetch and execute the old instruction data afterward .

After a previous store instruction updating instruction data, this instruction initiates a data cache write-back operation and an instruction cache invalidating operation. Particularly, it guarantees that the data write back operation has an address space access order (relative to this processor) BEFORE any subsequent instruction fetch operation (including speculative fetches) to the same cache-line address. The subsequent instruction serialization barrier instruction ensures that all



instructions following it are re-fetched into the processor execution unit.

The content of Ra specifies the virtual address of the data cache line which contains the instruction data. It goes through the same address mapping mechanism as those associated with load and store instructions. Thus, address translation and protection exceptions may occur for this instruction.

Operation:

VA = (Ra)
PA = AddressTranslation(VA)
SynchronizeAllCaches(PA)

Release

Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, TLB VLPT miss, imprecise bus error, machine error.


Privilege level: All

- (1) If this instruction affects a locked cache line in the instruction cache, the affected cache line will be unlocked.
- (2) The processor behavior is UNPREDICTABLE if the VA of this instruction points to any cache line that contains instructions between this instruction and the next instruction serialization barrier instruction.
- (3) The effective address of this instruction does not need to be aligned to any data type boundary (e.g. word-aligned) since it indicates a cache line rather than a specific data type. Thus, no Data Alignment Check exception is generated for this instruction.



9.1.24. J (Jump)

Type: 32-bit Baseline



Syntax: J imm24s

Purpose: Unconditionally branch to a region relative to current instruction.

Description: This instruction branches unconditionally to a PC-relative region defined by sign-extended (imm24s <<1) where the final branch address is half-word aligned. The branch range is \pm 16M bytes.

Operations:

$$PC = PC + SE(imm24s \ll 1);$$

Exceptions: None


Privilege level: All

Note: The assembled/disassembled instruction format displayed by tools may be different from the encoding syntax shown here. Please consult Andes Programming Guide to get the correct meaning of the displayed syntax.



9.1.25. JAL (Jump and Link)

Type: 32-bit Baseline



Syntax: JAL imm24s

Purpose: Make an unconditional function call relative to current instruction.

Description: This instruction branches unconditionally to a PC-relative region defined by sign-extended (imm24s <<1) where the final branch address is half-word aligned. The branch range is \pm 16M bytes. The program address of the next sequential instruction (PC+4) is written to R30 (Link Pointer register) for function call return.

Operations:

```
R30 = PC + 4;

PC = PC + SE(i mm24s << 1);
```

Exceptions: None

Privilege level: All

Note: The assembled/disassembled instruction format displayed by tools may be different from the encoding syntax shown here. Please consult Andes Programming Guide to get the correct meaning of the displayed syntax.



9.1.26. JR (Jump Register)

Type: 32-bit Baseline

Forn	nat:		Official									
31	30	25	R ²⁴ leas ¹⁵	14	10	9	8	7	6	5	4	0
0	JRE	G	0000000000	D	2 b	DT	/IT	0	0	JR hint	J	R
	10010	01	000000000	N	νD	00		00		0	000	000

Syntax: JR Rb

Purpose: Unconditionally branch to an instruction address stored in a register.

Description: This instruction branches unconditionally to an instruction address stored in Rb. The JR hint field distinguishes this instruction from the RET instruction which has the same architecture behavior but differs in software usages.

Operations:

$$PC = Rb;$$

Exceptions: Branch target alignment

Privilege level: All



9.1.27. JR.xTOFF (Jump Register and Translation OFF)

Type: 32-bit Baseline

Form	nat:	Official	JR	e.ITOFF	7						
31	30 25	Release	14	10	9	8	7	6	5	4	0
	JREG	000000000	т) h	DT	/IT		. Ω	JR hint	JR	
0	100101	000000000	I	Rb 01		00		0	00000		
	JR.TOFF										
31	30 25	24 15	14	10	9	8	7	6	5	4	0
0	JREG	000000000	Т	Rb		DT/IT		ω	JR hint	J	R
	100101	000000000	KD		1	1	00		0	00000	

Syntax: JR.[T | IT]OFF Rb

Purpose: Unconditionally branch to an instruction address stored in a register and turn off address translation for the target instruction.

Description: This instruction branches unconditionally to an instruction address stored in Rb. It also clears the IT (and DT if included) field of the Processor Status Word (PSW) system register to turn off the instruction (and data if included) address translation process in the memory management unit. This instruction guarantees that fetching of the target instruction sees PSW.IT as 0 (and PSW.DT as 0 if included) and thus does not go through the address translation process. The JR hint field distinguishes this instruction from the RET.xTOFF instruction which has the same architecture behavior but differs in software usages.

Operations:

```
PC = Rb;

PSW. IT = 0;

if (INST(9) == 1) {

    PSW. DT = 0;

}
```



Exceptions: Privileged instruction, branch target alignment.

Privilege level: Superuser and above

Note: This instruction is used in an interruption handler or privileged code in a translated address space to return to a non-translated address space. Please see the JRAL.xTON instruction for the reverse process of coming from a non-translated address space to a translated address space.



9.1.28. JRAL (Jump Register and Link)

Type: 32-bit Baseline

Forn	nat:	Officia									
31	30	25 24 20	19	15	14	10	9 8	7	5	4	0
0	JREG	Rt	100	000	D	h	DT/IT	0(20	JR	AL
	100101		000	000	Rb		00	000		00001	

Syntax: JRAL Rb (implied Rt == R30, Link Pointer register)
JRAL Rt, Rb

Purpose: Make an unconditional function call to an instruction address stored in a register.

Description: This instruction branches unconditionally to an instruction address stored in Rb. It writes the program address of the next sequential instruction (PC+4) to Rt for function call return.

Operations:

```
j addr = Rb;
Rt = PC + 4;
PC = j addr;
```


Exceptions: Branch target alignment

Privilege level: All



9.1.29. JRAL.xTON (Jump Register and Link and Translation ON)

Type: 32-bit Baseline



Syntax: JRAL.[T | IT]ON Rb (implied Rt == R30, Link Pointer register)

JRAL.[T | IT]ON Rt, Rb

Purpose: Make an unconditional function call to an instruction address stored in a register and turn on address translation for the target instruction.

Description: This instruction branches unconditionally to an instruction address stored in Rb. It also sets the IT (and DT if included) fields of the Processor Status Word (PSW) system register to turn on the instruction (and data if included) address translation process in the memory management unit. It writes the program address of the next sequential instruction (PC+4) to Rt for function call return. This instruction guarantees that fetching of the target instruction sees PSW.IT as 1 (and PSW.DT as 1 if included) and goes through the address translation process.



Exceptions: Privileged instruction, branch target alignment

Privilege level: Superuser and above

Note: This instruction is used in an interruption handler or privileged code in a non-translated address space to jump to a function in a translated address space. Please see the JR.xTOFF/RET.xTOFF instruction for the reverse process of returning from a translated address space to a non-translated address space.



9.1.30. LB (Load Byte)

Type: 32-bit Baseline

Form	at:		Offi			LB					
31	30	25	Release 19			15	14	10	9 8	7	0
0	ME 0111		Rt			Ra	Rb		sv	LB 00000000	
	LB.bi										
31	30	25	24	20	19	15	14	10	9 8	7	0
0	MEM 011100		R	£t .	Ra		Rb		Rb sv		3.bi 00100

Syntax: LB Rt,
$$[Ra + (Rb \ll sv)]$$

 $LB.bi \hspace{1cm} Rt, \hspace{0.1cm} [Ra], \hspace{0.1cm} (Rb << sv)$

Purpose: Load a zero-extended 8-bit byte from memory into a general register.

Description: This instruction loads a zero-extended byte from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format.




Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



9.1.31. LBI (Load Byte Immediate)

Type: 32-bit Baseline



Syntax: LBI Rt, [Ra + imm15s]

LBI.bi Rt, [Ra], imm15s

Purpose: Load a zero-extended 8-bit byte from memory into a general register.

Description: This instruction loads a zero-extended byte from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format. Note that imm15s is treated as a signed integer.



```
Addr = Ra + Sign_Extend(imm15s);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Addr;
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Bdata(7,0) = Load_Memory(PAddr, BYTE, Attributes);
    Rt = Zero_Extend(Bdata(7,0));
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All

Note:

"LBI R0, [R0+0]" baseline version 2 special behavior –

This instruction becomes a Reserved instruction when the INT_MASK.ALZ (INT_MASK[29]) is set to one. INT_MASK is also named as ir14. This special behavior can be used to debug a system. When it is used, compiler and assembler should avoid generating this instruction.



9.1.32. LBS (Load Byte Signed)

Type: 32-bit Baseline

Forn	nat:			icia		LBS							
31	30	25	Rele	eas	e	LD3	14	10	9	Q	7	0	
31	ME		24	20	13	10	13 14 10				LBS		
0	011		R	t]	Ra	R	Rb		sv		0000	
						LBS.bi							
31	30	25	24	20	19	15	14	10	9	8	7	0	
0	MI	MEM		D4			DI		CX	7	LB	S.bi	
	011	011100	Rt Ra R		,D	SV		0001	10100				

Syntax: LBS Rt, $[Ra + (Rb \ll sv)]$

 $LBS.bi \hspace{1cm} Rt, \, [Ra], \, (Rb << sv)$

Purpose: Load a sign-extended 8-bit byte from memory into a general register.

Description: This instruction loads a sign-extended byte from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format.



```
Addr = Ra + (Rb << sv);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Addr;
Release

(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Bdata(7,0) = Load_Memory(PAddr, Byte, Attributes);
    Rt = Sign_Extend(Bdata(7,0));
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```

Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



9.1.33. LBSI (Load Byte Signed Immediate)

Type: 32-bit Baseline

Forma	ıt:	Ot	fficia									
31	30	Re	leas	E	LBI 19	0						
0	30 25 LBSI 010000		R		R	15 a	14	imm15s				
	LBI.bi											
31	30	25	24	20	19	15	14		0			
0	LBSI.bi 010100		Rt		Ra			imm15s				

Syntax: LBSI Rt, [Ra + imm15s]

LBSI.bi Rt, [Ra], imm15s

Purpose: Load a sign-extended 8-bit byte from memory into a general register.

Description: This instruction loads a sign-extended byte from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format. Note that imm15 is treated as a signed integer.



```
Addr = Ra + Sign_Extend(imm15s);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr | Addr;
Release

(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Bdata(7,0) = Load_Memory(PAddr, BYTE, Attributes);
    Rt = Sign_Extend(Bdata(7,0));
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



9.1.34. LH (Load Halfword)

Type: 32-bit Baseline

Forn	Format: Official LH 31 30 25 24 20 19 15 14 10 9 8 7 0												
31	30	25	24	20	19	15	14	10	9 8	7	0		
0	ME 0111		Rt		R	² a	Rb		sv	LH 00000001			
	LH.bi												
31	30	25	24	20	19	15	14	10	9 8	7	0		
0	MEM 011100		R	£t .	Ra		Rb		Rb sv		LH.bi 00000101		

Syntax: LH Rt, $[Ra + (Rb \ll sv)]$

 $LH.bi \hspace{1cm} Rt, \, [Ra], \, (Rb << sv)$

Purpose: Load a zero-extended 16-bit halfword from memory into a general register.

Description:

This instruction loads a zero-extended halfword from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format.

The memory address has to be halfword-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



```
Addr = Ra + (Rb \ll sv);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Halfword Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
  Rt = Zero_Extend(Hdata(15, 0));
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.35. LHI (Load Halfword Immediate)

Type: 32-bit Baseline



Syntax: LHI Rt, [Ra + (imm15s << 1)]

LHI.bi Rt, [Ra], (imm15s << 1)

(imm15s is a halfword offset. In assembly programming, always write a byte offset.)

Purpose: Load a zero-extended 16-bit halfword from memory into a general register.

Description:

This instruction loads a zero-extended halfword from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s << 1) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s << 1) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format. Note that imm15s is treated as a signed integer.

The memory address has to be half-word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



```
Addr = Ra + Sign_Extend(imm15s << 1);
If (.bi form) {
  Vaddr = Ra;
} else { | Official
  Vaddr | Addr: Release
if (!Halfword Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
  Rt = Zero_Extend(Hdata(15, 0));
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.36. LHS (Load Halfword Signed)

Type: 32-bit Baseline



Syntax: LHS Rt, $[Ra + (Rb \ll sv)]$

 $LHS.bi \qquad Rt, \, [Ra], \, (Rb << sv)$

Purpose: Load a sign-extended 16-bit halfword from memory into a general register.

Description:

This instruction loads a sign-extended halfword from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format.

The memory address has to be halfword-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



```
Addr = Ra + (Rb \ll sv);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Halfword Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
  Rt = Sign_Extend(Hdata(15, 0));
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.37. LHSI (Load Halfword Signed Immediate)

Type: 32-bit Baseline



Syntax: LHSI Rt, [Ra + (imm15s << 1)]

LHSI.bi Rt, [Ra], (imm15s << 1)

(imm15s is a halfword offset. In assembly programming, always write a byte offset.)

Purpose: Load a sign-extended 16-bit halfword from memory into a general register.

Description:

This instruction loads a sign-extended halfword from memory into the general register Rt. Ther are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s << 1) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s << 1) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format. Note that imm15s is treated as a signed integer.

The memory address has to be half-word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



```
Addr = Ra + Sign_Extend(imm15s << 1);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Halfword_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Hdata(15, 0) = Load_Memory(PAddr, HALFWORD, Attributes);
  Rt = Sign_Extend(Hdata(15, 0));
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.38. LLW (Load Locked Word)

Type: 32-bit Baseline



Syntax: LLW Rt, $[Ra + (Rb \ll sv)]$

Purpose: Used as a primitive to perform atomic read-modify-write operations.

Description:

LLW and SCW instructions are basic interlocking primitives to perform an atomic read (load-locked), modify, and write (store-conditional) sequence.

LLW Rx
... Modifying Rx
SCW Rx
BEQZ Rx

A LLW instruction begins the sequence and a SCW instruction completes the sequence. If this sequence can be performed without any intervening interruption or an interfering write from another processor or I/O module, the SCW instruction succeeds. Otherwise the SCW instruction fails and the program has to retry the sequence. There can only be one such active read-modify-write sequence per processor at any time. If a new LLW instruction is issued before a SCW instruction completes an active sequence, the new LLW instruction will start a new sequence which replaces the previous one.

The LLW instruction loads an aligned 32-bit word from a word-aligned memory address calculated by adding Ra and (Rb << sv). The word from memory is loaded into register Rt. When



a LLW instruction is executed without generating any exceptions, the processor remembers the loaded physical word address (Locked Physical Address) and sets a per-processor lock flag.

If the lock flag is still set when a SCW instruction is executed and the stored physical address is the same as the aligned address of the remembered LLW physical address, the store happens; otherwise, the store does not occur. Then, the success or failure status is stored back into the source register (Please see the SCW instruction description in Section 9.1.69 for detailed definition.)

The per-processor lock flag is cleared if the following events happen:

- Any execution of an IRET instruction.
- A coherent store is completed by another processor or coherent I/O module to the "Lock Region" containing the Locked Physical Address. The definition of the "Lock Region" is an aligned power-of-2 byte memory region. Though being implementation-dependent, the exact size of the region is within the range of at least 4-byte and at most the default minimum page size. The coherency is enforced either by hardware coherent mechanisms or by software using CCTL instructions on this processor through an interrupt mechanism. The coherent store event can be caused by a regular store, a store_conditional, and DPREF/Cache-Line-Write instructions.
- The completion of a SCW instruction on either success or failure condition.

Portable software should avoid putting memory access or CCTL instructions between execution of LLW and SCW instructions since it may cause SCW to fail. (For example, a store word operation to the same physical address of the Locked Physical Address.)

Operations:

```
VA = Ra + (Rb << sv);
If (VA(1,0) != 0) {
    Generate_Exception(Data_alignment_check);
}
(PA, Attributes) = Address_Translation(VA, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {</pre>
```



```
Rt = Load_Memory(PA, WORD, Attributes);
Locked_Physical_Address = PA;
Lock_Flag = 1;
} else {
Generate_Exception(Excep_status);
}
```

Exceptions: Alignment check, TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All

Usage (Note):

A very long instruction sequence between LLW and SCW may always fail the SCW instruction due to periodic timer interrupt. Software should take this into consideration when constructing the LLW and SCW instruction sequences.



9.1.39. LMW (Load Multiple Word)

Type: 32-bit Baseline

Forn	nat:		Offic	ial)									
31	30 2	25	24 20	19 15	14	10	9	6	5	4	3	2	10
0	LSMV 01110		Rb	Ra	R	Re	Ena	ble4	LMW 0	b:0 a:1	i:0 d:1	m	00

Syntax: LMW.{b| a}{i | d}{m?} Rb, [Ra], Re, Enable4

Purpose: Load multiple 32-bit words from sequential memory locations into multiple registers.

Description:

This instruction loads multiple 32-bit words from sequential memory addresses specified by the base address register Ra and the $\{b \mid a\}\{i \mid d\}$ options into a continuous range or a subset of general purpose registers. The subset of general purpose registers is specified by a register list formed by Rb, Re, and the four-bit Enable4 field as follows.

<Register List> = a range from [Rb, Re] and a list from <Enable4>

- {i | d} option specifies the direction of the address change. {i} generates increasing addresses from Ra and {d} generates decreasing addresses from Ra.
- {b | a} option specifies the way how the first address is generated. {b} uses the contents of Ra as the first memory load address. {a} uses either Ra+4 or Ra-4 for the {i | d} option respectively as the first memory load address.
- {m?} option, if it is specified, indicates that the base address register will be updated to the value computed in the following formula at the completion of this instruction.

TNReg = Total number of registers loaded

Updated value = Ra + (4 * TNReg) for $\{i\}$ option

 $Updated\ value = Ra - (4*TNReg)\ for\ \{d\}\ option$

• [Rb, Re] specifies a range of registers which will be loaded by this instruction. Rb(4,0)



specifies the first register number in the continuous register range and Re(4,0) specifies the last register number. In addition to the range of registers, <Enable4(3,0)> specifies the load of 4 individual registers from R28 to R31 (s9/fp, gp, lp, sp) which have special calling convention usage. The exact mapping of Enable4(3,0) bits and registers is as Official

F	Relea	ase			
	Bits	Enable4(3)	Enable4(2)	Enable4(1)	Enable4(0)
	DIIS	Format(9)	Format(8)	Format(7)	Format(6)
	Registers R28		R29	R30	R31

- Several constraints are imposed for the <Register List>:
 - If [Rb(4,0), Re(4,0)] specifies at least one register:
 - $Rb(4,0) \le Re(4,0) AND$

follows:

- $0 \le Rb(4,0), Re(4,0) < 28$
- If [Rb(4,0), Re(4,0)] specifies no register at all:
 - Rb(4,0) == Re(4,0) = 0b11111 AND
 - Enable 4(3,0)! = 0b0000
- If these constraints are not met, UNPREDICTABLE results will happen to the contents of all registers after this instruction.
- The registers are loaded in sequence from matching memory locations. That is, the lowest-numbered register is loaded from the lowest memory address while the highest-numbered register is loaded from the highest memory address.
- If the base address register update {m?} option is specified while the base address register Ra is also specified in the <Register Specification>, there are two source values for the final content of the base address register Ra. In this case, the final value of Ra is UNPREDICTABLE. As to the rest of the loaded registers, they should have the values as if the base address register update {m?} option is not specified.
- This instruction can handle aligned/unaligned memory address.



```
TNReg = Count_Registers(register_list);
if ("bi") {
  B_addr = Ra:
  E_{addr} = Ra + (TNReg * 4) - 4;
} elseif ("ai") {
  B_addr # RaG 423SE
  E_addr = Ra + (TNReg * 4);
} el sei f ("bd") {
  B_addr = Ra - (TNReg * 4) + 4;
  E addr = Ra;
} else { // "ad"
  B_addr = Ra - (TNReg * 4);
  E \ addr = Ra - 4
VA = B_addr;
for (i = 0 \text{ to } 31) {
  if (register_list[i] == 1) {
     (PA, Attributes) = Address Translation(VA, PSW.DT);
     Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
     If (Excep_status == NO_EXCEPTION) {
        Ri = Load_Memory(PA, Word, Attributes);
        VA = VA + 4:
     } else {
        Generate_Exception(Excep_status);
     }
  }
if ("im") {
  Ra = Ra + (TNReg * 4);
} else { // "dm"
  Ra = Ra - (TNReg * 4);
}
```

Exceptions:

TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.



- If the base register update is not specified, the base register value is unchanged. This applies even if the instruction loads its own base register and the loading of the base register occurs earlier than the exception event. For example, suppose the instruction is LMW.bd—R2, [R4], R4, 0b0000
 - And the implementation loads R4, then R3, and finally R2. If an exception occurs on any of the accesses, the value in the base register R4 of the instruction is unchanged.
- If the base register update is specified, the value left in the base register is unchanged.
- If the instruction loads only one general-purpose register, the value in that register is unchanged.
- If the instruction loads more than one general-purpose register, UNPREDICTABLE values are left in destination registers which are not the base register of the instruction.

Interruption: Whether this instruction is interruptible or not is implementation-dependent.

Privilege Level: all

- (1) LMW and SMW instructions do not guarantee atomicity among individual memory access operations. Neither do they guarantee single access to a memory location during the execution. Any I/O access that has side-effects other than simple stable memory-like access behavior should not use these two instructions.
- (2) The memory access order among the words accessed by LMW/SMW is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
 - For LMW/SMW.i: increasing memory addresses from the base address.
 - For LMW/SMW.d: decreasing memory addresses from the base address.
- (3) The memory access order within an un-aligned word accessed is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
 - For LMW/SMW.i: the aligned low address of the word and then the aligned high address of the word. If an interruption occurs, the EVA register will contain the starting low address of the un-aligned word.





- For LMW/SMW.d: the aligned high address of the word and then the aligned low address of the word. If an interruption occurs, the EVA register will contain "base un-aligned address + 4" of the first word or the starting low address of the remaining decreasing memory word.
- (4) Based on the more likely access order of (2) and (3), upon interruption, the EVA register for un-aligned LMW/SMW is more likely to have the following value:
 - For LMW/SMW.i: the starting low addresses of the accessed words or "Ra + (TNReg * 4)" where TNReg represents the total number of registers loaded or stored.
 - For LMW/SMW.d: the starting low addresses of the accessed words or "Ra + 4."



9.1.40. LW (Load Word)

Type: 32-bit Baseline



Syntax: LW Rt, $[Ra + (Rb \ll sv)]$

 $LW.bi \hspace{1cm} Rt, \, [Ra], \, (Rb << sv)$

Purpose: Load a 32-bit word from memory into a general register.

Description:

This instruction loads a word from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



Operations:

```
Addr = Ra + (Rb \ll sv);
If (.bi form) {
  Vaddr = Ra;
} else { | ( ) | ( )
  Vaddr = Addr
if (!Word_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Wdata(31, 0) = Load_Memory(PAddr, WORD, Attributes);
  Rt = Wdata(31, 0);
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.41. LWI (Load Word Immediate)

Type: 32-bit Baseline



Syntax: LWI Rt, $[Ra + (imm15s \ll 2)]$

LWI.bi Rt, [Ra], $(imm15s \ll 2)$

(imm15s is a word offset. In assembly programming, always write a byte offset.)

Purpose: Load a 32-bit word from memory into a general register.

Description:

This instruction loads a word from memory into the general register Rt. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s << 2) value after the memory load operation. An UNPREDICTABLE result will be written to Rt if Rt is specified as equal to Ra in the instruction format. Note that imm15s is treated as a signed integer.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



Operations:

```
Addr = Ra + Sign_Extend(imm15s << 2);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Word_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Wdata(31, 0) = Load_Memory(PAddr, WORD, Attributes);
  Rt = Wdata(31, 0);
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



9.1.42. LWUP (Load Word with User Privilege Translation)

Type: 32-bit Baseline

Form	ıat:		Offi	cial								
31	30	25		20	19	15	14	10	9	8	7	0
0	ME 0111		R	t		Ra	R	£b	sv	7		VUP 00010

Syntax: LWUP Rt, $[Ra + (Rb \ll sv)]$

Purpose: Load a 32-bit word from memory into a general register with the user mode privilege address translation.

Description: This instruction loads a word from the memory address Ra + (Rb << sv) into the general register Rt with the user mode privilege address translation regardless of the current processor operation mode (i.e. PSW.POM) and the current data address translation state (i.e. PSW.DT).

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

Operations:

```
Vaddr = Ra + (Rb << sv);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, TRANSLATE);
Excep_status = Page_Exception(Attributes, USER_MODE, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}</pre>
```





Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All Official Release



9.1.43. MADD32 (Multiply and Add to Data Low)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	2 ¹ 0	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		000	Dt	0	R	a	R	?b	00	00		DD32 0011

Syntax: MADD32 Dt, Ra, Rb

Purpose: Multiply the contents of two 32-bit registers and add the lower 32-bit multiplication result to the lower 32-bit content of a 64-bit data register. Write the final result back to the lower 32-bit of the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, adds the lower 32-bit multiplication result to the content of Dt.LO 32-bit data register, and writes the final result back to Dt.LO data register. The contents of Ra and Rb can be either signed or unsigned integers.

Operations:

```
Mresult = Ra * Rb;
Dt.L0 = Dt.L0 + Mresult(31,0);
```

Exceptions: None

Privilege level: All



9.1.44. MADD64 (Multiply and Add Unsigned)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		000	Dt	0	R	2a	R	₿b	00	000		DD64 1011

Syntax: MADD64 Dt, Ra, Rb

Purpose: Multiply the unsigned integer contents of two 32-bit registers and add the multiplication result to the content of a 64-bit data register. Write the final result back to the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, adds the 64-bit multiplication result to the content of Dt data register, and writes the final result back to Dt data register. The contents of Ra and Rb are treated as unsigned integers.

Operations:

```
Mresult = CONCAT(1`b0, Ra) * CONCAT(1`b0, Rb);
Dt = Dt + Mresult(63, 0);
```

Exceptions: None

Privilege level: All



9.1.45. MADDS64 (Multiply and Add Signed)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		000	Dt	0	R	2a	F	₹b	00	00		DDS64 1010

Syntax: MADDS64 Dt, Ra, Rb

Purpose: Multiply the signed integer contents of two 32-bit registers and add the multiplication result to the content of a 64-bit data register. Write the final result back to the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, adds the 64-bit multiplication result to the content of Dt data register, and writes the final result back to Dt data register. The contents of Ra and Rb are treated as signed integers.

Operations:

```
Mresult = Ra * Rb;
Dt = Dt + Mresult(63,0);
```


Exceptions: None

Privilege level: All



9.1.46. MFSR (Move From System Register)

Type: 32-bit Baseline



Syntax: MFSR Rt, SRIDX

Purpose: Move the content of a system register into a general register.

Description: This instruction moves the content of the system register specified by the SRIDX into the general register Rt.

Operations:

$$GR[Rt] = SR[SRIDX];$$


Exceptions: Privileged instruction

Privilege level: Superuser and above



9.1.47. MFUSR (Move From User Special Register)

Type: 32-bit Baseline



Syntax: MFUSR Rt, USR_Name (= USR, Group)

Purpose: Move the content of a User Special Register to a general register.

Description: This instruction moves the content of a User Special Register specified by USR and Group into a general register Rt. The USR definitions are listed in the following tables.

Table 63. Group 0 MFUSR Definitions

Group	USR Value	User Special Register
0	0	D0.LO
0	1	D0.HI
0	2	D1.LO
0	3	D1.HI
0	30-4	Reserved
		PC
0	31	(The PC value of this
		instruction)

Reading group 1 registers (see Table 64) in USER mode requires permission from PRIVILEGED mode resources (i.e. PRUSR_ACC_CTL register). If the reading permission is not enabled in USER mode, reading such a register will generate a Privileged Instruction exception. Privileged software should provide means for a user mode program to request such access permission. In



addition, reading reserved registers will cause Reserved Instruction exceptions. Please check AndeStar System Privilege Architecture Manual for detailed definitions of group 1 USR registers.

Table 64. Group 1 MFUSR Definitions

Group	USR Value	User Special Register
1	Rel	eas@ma_cfg
1	1	DMA_GCSW
1	2	DMA_CHNSEL
		DMA_ACT
1	3	(Write only register, Read As
		Zero)
1	4	DMA_SETUP
1	5	DMA_ISADDR
1	6	DMA_ESADDR
1	7	DMA_TCNT
1	8	DMA_STATUS
1	9	DMA_2DSET
1	10-24	Reserved
1	25	DMA_2DSCTL
1	26-31	Reserved

Reading group 2 registers (see Table 65) in USER mode requires permission from PRIVILEGED mode resources (i.e. PRUSR_ACC_CTL register). If the reading permission is not enabled in USER mode, reading such a register will generate a Privileged Instruction exception. Privileged software should provide means for a user mode program to request such access permission. In addition, reading reserved registers will cause Reserved Instruction exceptions. Please check AndeStar System Privilege Architecture Version 3 Manual for detailed definitions of group 2 USR registers.



Table 65. Group 2 MFUSR Definitions

Group	USR Value	User Special Register
2	0	PFMC0
2	1Off	Cial PFMC1
2	2	PFMC2
2	3	Reserved
2	4	PFM_CTL
2	5-31	Reserved

Operations:

Rt = User_Special_Register[Group][USR];

Exceptions: Privileged instruction, reserved instruction

Privilege level: All

Note:

- (1) For PC register, there is no corresponding "MTUSR Rt, PC" instruction.
- (2) PC-relative memory access operation can be synthesized using the following code sequences:


L1: mfusr Ra, PC

L2: lwi Rs, [Ra + (offset relative to L1)]



9.1.48. MOVI (Move Immediate)

Type: 32-bit Baseline



Syntax: MOVI Rt, imm20s

Purpose: Initialize a register with a constant.

Description: This instruction moves the sign-extended imm20s into general register Rt.

Operations:

$$Rt = SE(imm20s);$$

Exceptions: None

Privilege level: All



9.1.49. MSUB32 (Multiply and Subtract to Data Low)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU 100		000	Dt	0	R	Ra .	F	₿b	00	000		UB32 0101

Syntax: MSUB32 Dt, Ra, Rb

Purpose: Multiply the contents of two 32-bit registers and subtract the lower 32-bit multiplication result from the lower 32-bit content of a 64-bit data register. Write the final result back to the lower 32-bit of the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, substracts the lower 32-bit multiplication result from the content of Dt.LO 32-bit data register, and writes the final result back to Dt.LO data register. The contents of Ra and Rb can be either signed or unsigned integers.

Operations:

```
Mresult = Ra * Rb;
Dt.L0 = Dt.L0 - Mresult(31,0);
```

Exceptions: None

Privilege level: All



9.1.50. MSUB64 (Multiply and Subtract Unsigned)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU 100		000	Dt	0	F	≀a	F	₿b	00	000		JB64 1101

Syntax: MSUB64 Dt, Ra, Rb

Purpose: Multiply the unsigned integer contents of two 32-bit registers and subtract the multiplication result from the content of a 64-bit data register. Write the final result back to the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, substracts the 64-bit multiplication result from the content of Dt data register, and writes the final result back to Dt data register. The contents of Ra and Rb are treated as unsigned integers.

Operations:

```
Mresult = CONCAT(1`b0, Ra) * CONCAT(1`b0, Rb);
Dt = Dt - Mresult(63, 0);
```

Exceptions: None

Privilege level: All



9.1.51. MSUBS64 (Multiply and Subtract Signed)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		000	Dt	0	R	a	R	£b	00	00		100

Syntax: MSUBS64 Dt, Ra, Rb

Purpose: Multiply the signed integer contents of two 32-bit registers and subtract the multiplication result from the content of a 64-bit data register. Write the final result back to the 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb, substracts the 64-bit multiplication result from the content of Dt data register, and writes the final result back to Dt data register. The contents of Ra and Rb are treated as signed integers.

Operations:

```
Mresult = Ra * Rb;
Dt = Dt - Mresult(63,0);
```


Exceptions: None

Privilege level: All



9.1.52. MSYNC (Memory Data Coherence Synchronization)

Type: 32-bit Baseline



Syntax: MSYNC SubType

Purpose: This is a collection of Memory Barrier operations to ensure completion (locally or globally) of memory load/store operations in some phases. This instruction orders loads and stores for synchronizing memory accesses between multiple Andes cores or between an Andes core and a Direct Memory Access agent.

Description:

This instruction is used for any non-strongly ordered load and store operations where software wants to ensure certain memory access order. It is based on an assumption that the hardware implementation does not automatically ensure the required ordering behavior. Actually, a hardware implementation may enforce more ordering behavior and if it does, this instruction becomes a NOP.

The following table lists the MSYNC SubType definitions:

Table 66. MSYNC SubType Definitions

Sub Type	Name
0	All
1	Store
2 - 7	Reserved



If this instruction uses a Reserved SubType, it will generate a Reserved Instruction Exception.

1. SubType 0, All:

For an implementation which does not support coherent caches, this operation ensures that all loads and *non-dirty* stores prior to this instruction complete before all loads and stores later than this instruction can start. *Non-dirty* stores include non-cacheable stores, and cacheable stores which have been written back implicitly or explicitly.

For an implementation which support coherent caches, this operation ensures that all loads and stores prior to this instruction complete before all loads and stores later than this instruction can start.

Completeness for a load means the destination register is written. Completeness for a store means the stored value is visible to all memory access agents in the system.

This operation does not enforce any ordering between load and store instructions and instruction fetches.

2. SubType 1, Store:

For an implementation which does not support coherent caches, this operation ensures that all non-dirty stores prior to this instruction complete before all loads and stores later than this instruction can start. Non-dirty stores include non-cacheable stores, and cacheable stores which have been written back implicitly or explicitly.

For an implementation which support coherent caches, this operation ensures that all stores prior to this instruction complete before all loads and stores later than this instruction can start.

Completeness for a store means the stored value is visible to all memory access agents in the system.

This operation does not enforce any ordering between load and store instructions and instruction fetches.



Operation:

```
If (SubType is not supported) {
   Reserved_Instruction_Exception()
} else {
   MemoryDataSynchronization(SubType)
}
Release
```

Exceptions: Reserved instruction

Privilege level: All



9.1.53. MTSR (Move To System Register)

Type: 32-bit Baseline

Form	at:		Official							
31	30	25	24 20	19		10	9	5	4	0
0	MI 1100		Ra	,	SRIDX		000	000	MT 000	

Syntax: MTSR Ra, SRIDX

Purpose: Move the content of a general register into a system register.

Description: This instruction moves the content of the general register Ra into the system register specified by the SRIDX.

Operations:

$$SR[SRIDX] = GR[Ra];$$


Exceptions: Privileged instruction

Privilege level: Superuser and above



9.1.54. MTUSR (Move To User Special Register)

Type: 32-bit Baseline



Syntax: MTUSR Rt, USR_Name (= USR, Group)

Purpose: Move the content of a general register to a User Special Register.

Description: This instruction moves the content of a general register Rt into a User Special Register specified by USR and Group. The USR definitions are defined in the following tables.

Table 67. Group 0 MTUSR Definitions

Group	USR Value	User Special Register
0	0	D0.LO
0	1	D0.HI
0	2	D1.LO
0	3	D1.HI
0	4-31	Reserved

Writing group 1 registers (see Table 68) in USER mode requires permission from PRIVILEGED mode resources (i.e. PRUSR_ACC_CTL register). If the writing permission is not enabled in USER mode, writing such a register will generate a Privileged Instruction exception. Privileged software should provide means for a user mode program to request such access permission. In addition, writing reserved registers will cause Reserved Instruction exceptions. Please note that the data dependency serializations of group 1 registers between MTUSR DMA_CHNSEL and MTUSR <Channel register> or between MTUSR and MFUSR requires the DSB instruction



inserted in the middle. Please see AndeStar System Privilege Architecture Manual for definitions of group 1 USR registers and more details.

Table 68. Group 1 MTUSR Definitions

Group	USR Value	User Special Register							
1	(Rel	eas@ma_cfg							
1	O .	(Read only, Write ignored)							
1	1	DMA_GCSW							
1	1	(Read only, Write ignored)							
1	2	DMA_CHNSEL							
1	3	DMA_ACT							
1	4	DMA_SETUP							
1	5	DMA_ISADDR							
1	6	DMA_ESADDR							
1	7	DMA_TCNT							
1	0	DMA_STATUS							
1	8	(Read only, Write ignored)							
1	9	DMA_2DSET							
1	10-24	Reserved							
1	25	DMA_2DSCTL							
1	26-31	Reserved							

Writing group 2 registers (see Table 69) in USER mode requires permission from PRIVILEGED mode resources (i.e. PRUSR_ACC_CTL register). If the writing permission is not enabled in USER mode, writing such a register will generate a Privileged Instruction exception. Privileged software should provide means for a user mode program to request such access permission. In addition, writing reserved registers will cause Reserved Instruction exceptions. Please note that the data dependency serializations of group 2 registers between MTUSR PFM_CTL and MTUSR <PFMCx register> or between MTUSR and MFUSR requires the DSB instruction inserted in the middle. Please see AndeStar System Privilege Architecture Version 3 Manual for definitions of group 2 USR registers and more details.



Table 69. Group 2 MTUSR Definitions

Group	USR Value	User Special Register
2	0	PFMC0
2	(¹Off	PFMC1
2	2	PFMC2
2	34	Reserved
2	4	PFM_CTL
2	5-31	Reserved

Operations:

User_Special_Register[Group][USR] = Rt;

Exceptions: Privileged instruction, reserved instruction

Privilege level: All



9.1.55. MUL (Multiply Word to Register)

Type: 32-bit Baseline

Form	at:	0	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	R	a	R	2b	00	00		UL 0100

Syntax: MUL Rt, Ra, Rb

Purpose: Multiply the contents of two registers and write the result to a register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb and writes the lower 32-bit of the multiplication result to Rt. The contents of Ra and Rb can be signed or unsigned numbers.

Operations:

```
Mresult = Ra * Rb;
Rt = Mresult(31,0);
```

Exceptions: None

Privilege level: All



9.1.56. MULT32 (Multiply Word to Data Low)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	2 ¹ 6	20	19	15	14	10	9	6	5	0
0	ALU 100		000	Dt	0	R	a .	F	₿b	00	000		LT32 001

Syntax: MULT32 Dt, Ra, Rb

Purpose: Multiply the contents of two 32-bit registers and write the result to the lower 32-bit of a 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb and writes the lower 32-bit multiplication result to Dt.LO 32-bit data register. The contents of Ra and Rb can be either signed or unsigned integers.

Operations:

```
Mresult = Ra * Rb;
Dt.L0 = Mresult(31,0);
```

Exceptions: None

Privilege level: All



9.1.57. MULT64 (Multiply Word Unsigned)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU 100		000	Dt	0	R	ea .	R	lb .	00	00		LT64 001

Syntax: MULT64 Dt, Ra, Rb

Purpose: Multiply the unsigned integer contents of two 32-bit registers and write the result to a 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb and writes the 64-bit multiplication result to Dt data register. The contents of Ra and Rb are treated as unsigned integers.

Operations:

```
Mresult = CONCAT(1`b0, Ra) * CONCAT(1`b0, Rb);
Dt = Mresult(63, 0);
```

Exceptions: None

Privilege level: All



9.1.58. MULTS64 (Multiply Word Signed)

Type: 32-bit Baseline

Form	at:		Offic	cial									
31	30	25	24 22	21	20	19	15	14	10	9	6	5	0
0	ALU 100	J_2 001	000	Dt	0	R	a.	R	2b	00	00		TS64 000

Syntax: MULTS64 Dt, Ra, Rb

Purpose: Multiply the signed integer contents of two 32-bit registers and write the result to a 64-bit data register.

Description: This instruction multiplies the 32-bit content of Ra with that of Rb and writes the 64-bit multiplication result to Dt data register. The contents of Ra and Rb are treated as signed integers.

Operations:

```
Mresult = Ra * Rb;
Dt = Mresult(63,0);
```

Exceptions: None

Privilege level: All



9.1.59. NOP (No Operation)

Type: 32-bit Baseline

Form	at:	C	Official								
31	30	25 _R	24 20	19	15	14	10	9	5	4	0
0	ALU_		NOP	N	NOP		NOP		000	SR	RLI
	1000	000	00000			000	000	00	000	010	001

Syntax: NOP

Purpose: Perform no operation.

Description: This instruction does nothing. It is aliased to "SRLI RO, RO, O", but treated by an implementation as a true NOP.

Operations:

,

Exceptions: None

Privilege level: All



9.1.60. NOR (Bit-wise Logical Nor)

Type: 32-bit Baseline

Form	at:	O	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	Ra	R	b	000	000	N(00	OR 101

Syntax: NOR Rt, Ra, Rb

Purpose: Perform a bit-wise logical NOR operation on the content of two registers.

Description: This instruction combines the content of Ra with that of Rb using a bit-wise logical NOR operation and writes the result to Rt.

Operations:

$$Rt = \sim (Ra \mid Rb);$$

Exceptions: None

Privilege level: All



9.1.61. OR (Bit-wise Logical Or)

Type: 32-bit Baseline

Form	at:	01	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000	 '	Rt	F	?a	R	2b	000	000		OR 100

Syntax: OR Rt, Ra, Rb

Purpose: Perform a bit-wise logical OR operation on the content of two registers.

Description: This instruction combines the content of Ra with that of Rb using a bit-wise logical OR operation and writes the result to Rt.

Operations:

$$Rt = Ra \mid Rb;$$


Exceptions: None

Privilege level: All



9.1.62. ORI (Or Immediate)

Type: 32-bit Baseline



Syntax: ORI Rt, Ra, imm15u

Purpose: Bit-wise OR of the content of a register with an unsigned constant.

Description: This instruction combines the content of Ra with the zero-extended imm15u using a bit-wise logical OR operation and writes the result to Rt.

Operations:

$$Rt = Ra \mid ZE(i mm15u);$$

Exceptions: None

Privilege level: All



9.1.63. RET (Return from Register)

Type: 32-bit Baseline

Forn	nat:		Official									
31	30	25	24 25 15	14	10	9	8	7	6	5	4	0
0	JREC	ì	0000000000	E	2b	DT	/IT		0	RET		JR
U	10010	1	000000000	r	LD.	0	0		U	1	00	0000

Syntax: RET Rb

Purpose: Make an unconditional function call return to an instruction address stored in a register.

Description: This instruction branches unconditionally to an instruction address stored in Rb. Note that the architecture behavior of this instruction is the same as that of the JR instruction. Even so, software uses this instruction instead of JR for function call return. This facilitates software to distinguish the two different usages and is helpful in call stack backtracing applications. Distinguishing a function return jump from a regular jump also helps implementation performance (e.g. return address prediction).

Operations:

$$PC = Rb;$$


Exceptions: Branch target alignment

Privilege level: All



9.1.64. RET.xTOFF (Return from Register and Translation OFF)

Type: 32-bit Baseline



Syntax: RET.[T | IT]OFF Rb

Purpose: Make an unconditional function call return to an instruction address stored in a register and turn off address translation for the target instruction.

Description: This instruction branches unconditionally to an instruction address stored in Rb. It also clears the IT (and DT if included) field of the Processor Status Word (PSW) system register to turn off the instruction (and data if included) address translation process in the memory management unit. This instruction guarantees that fetching of the target instruction sees PSW.IT as 0 (and PSW.DT as 0 if included) and thus does not go through the address translation process.

Note that the architecture behavior of this instruction is the same as that of the JR.xTOFF instruction. Even so, software uses this instruction instead of JR.xTOFF for function call return. This facilitates software to distinguish the two different usages and is helpful in call stack backtracing applications. Distinguishing a function return jump from a regular jump also helps implementation performance (e.g. return address prediction).



Operations:

```
PC = Rb;
PSW. IT = 0;
if (INST(9) == 1) {
    PSW. DT = 0 fficial
}
```

Exceptions: Privileged instruction, branch target alignment.

Privilege level: Superuser and above

Note: This instruction is used in an interruption handler or privileged code in a translated address space to return to a place in a non-translated address space. Please see the JRAL.xTON instruction for the reverse process of coming from a non-translated address space to a translated address space.



9.1.65. ROTR (Rotate Right)

Type: 32-bit Baseline

Form	at:	0	fficial								
31	30	25	24 220	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	a.	R	lb .	000	000	RO 01	TR 111

Syntax: ROTR Rt, Ra, Rb

Purpose: Perform a right rotation operation on the content of a register.

Description: This instruction right-rotates the content of Ra and writes the result to Rt. The rotation amount is specified by the low-order 5-bits of the Rb register.

Operations:

```
ra = Rb(4, 0);

Rt = CONCAT(Ra(ra-1, 0), Ra(31, ra));
```

Exceptions: None

Privilege level: All



9.1.66. ROTRI (Rotate Right Immediate)

Type: 32-bit Baseline

Format:		Official									
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	Ra		imm5u		00000		ROTRI 01011	

Syntax: ROTRI Rt, Ra, imm5u

Purpose: Perform a right rotation operation on the content of a register.

Description: This instruction right-rotates the content of Ra and writes the result to Rt. The rotation amount is specified by the imm5u constant.

Operations:

$$Rt = CONCAT(Ra(imm5u-1, 0), Ra(31, imm5u));$$

Exceptions: None

Privilege level: All



9.1.67. SB (Store Byte)

Type: 32-bit Baseline

Form	nat:			cia		SB							
31	31 30 25 Release					15	14	10	9 8	7	0		
0	ME 011	Rt				Ra	R	b	sv	SB 00001000			
	SB.bi												
31	30	25	24	20	19	15	14	10	9 8	7	0		
0	0 MEM 011100		R	£t .	Ra		Rb		Rb sv		SB.bi 00001100		

Syntax: SB Rt, $[Ra + (Rb \ll sv)]$

 $SB.bi \hspace{1cm} Rt, \hspace{0.1cm} [Ra], \hspace{0.1cm} (Rb << sv)$

Purpose: Store an 8-bit byte from a general register into memory.

Description: This instruction stores the least-significant 8-bit byte in the general register Rt to memory. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory store operation.



Operations:


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



9.1.68. SBI (Store Byte Immediate)

Type: 32-bit Baseline



Syntax: SBI Rt, [Ra + imm15s]

SBI.bi Rt, [Ra], imm15s

Purpose: Store an 8-bit byte from a general register into a memory location.

Description: This instruction stores the least-significant 8-bit byte in the general register Rt to the memory location. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s) value after the memory store operation. Note that imm15s is treated as a signed integer.



Operations:


Exceptions: TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



9.1.69. SCW (Store Conditional Word)

Type: 32-bit Baseline



Syntax: SCW Rt, [Ra + (Rb << sv)]

Purpose: Used as a primitive to perform atomic read-modify-write operations.

Description:

LLW and SCW instructions are basic interlocking primitives to perform an atomic read (load-locked), modify, and write (store-conditional) sequence.

LLW Rx Modify Rx SCW Rx BEQZ Rx

A LLW instruction begins the sequence and a SCW instruction completes the sequence. If this sequence can be performed without any intervening interruption or an interfering write from another processor or I/O module, the SCW instruction succeeds. Otherwise the SCW instruction fails and the program has to retry the sequence. There can only be one such active read-modify-write sequence per processor at any time. If a new LLW instruction is issued before a SCW instruction completes an active sequence, the new LLW instruction will start a new sequence which replaces the previous one.

The SCW instruction conditionally stores a 32-bit word from register Rt to a word-aligned memory address calculated by adding Ra and (Rb << sv). If all the following conditions are true,



the memory store operation happens and a result of 1 is written to the general register Rt to indicate a success status.

- The Lock_Flag is 1 (Note: any exception generated by the SCW instruction will clear the Lock_Flag)
- The word-aligned store physical address is the same as the aligned address of the Locked_Physical_Address generated by the previous LLW instruction.

If the Lock_Flag is 0, the store operation is not performed and a result of 0 is written to the general register Rt to indicate a failure status.

If the word-aligned store physical address is not the same as the aligned address of the Locked_Physical_Address generated by the previous LLW instruction, it is UNPREDICTABLE (implementation-dependent) whether the store operation will be performed. However, the final status (success or failure) will be consistent with the implementation's action.

The per-processor lock flag is cleared if the following events happen:

- Any execution of an IRET instruction.
- A coherent store is completed by another processor or coherent I/O module to the "Lock Region" containing the Locked Physical Address. The definition of the "Lock Region" is an aligned power-of-2 byte memory region. Though implementation-dependent, the exact size of the region is within the range of at least 4-byte and at most the default minimum page size. The coherency is enforced either by hardware coherent mechanisms or by software using CCTL instructions on this processor through an interrupt mechanism. The coherent store event can be caused by a regular store, a store_conditional, and DPREF/Cache-Line-Write instructions.
- The completion of a SCW instruction on either success or failure condition.

Portable software should avoid putting memory access or CCTL instructions between the execution of LLW and SCW instructions since it may cause SCW to fail. (For example, a store word operation to the same physical address of the Locked Physical Address.)



Operations:

```
VA = Ra + (Rb \ll sv);
If (VA(1, 0) != 0) {
  Generate_Exception(Data_alignment_check);
(PA, Attributes) = Address_Translation(VA, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW. POM, STORE);
If (Excep_status == NO_EXCEPTION) {
  If (Lock_Flag == 1)
     If (PA == Locked_Physical_Address) {
         Store_Memory(PA, Attributes, Rt);
         Rt = 1;
     } el se {
        Implementation-dependent for success or fail;
  } else {
     Rt = 0;
  Lock_Flag = 0;
} else {
  Generate_Exception(Excep_status);
}
```

Exceptions: Alignment check, TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss.

Privilege level: All

Usage Note: A very long instruction sequence between LLW and SCW may always fail the SCW instruction due to periodic timer interrupt. Software should take this into consideration when constructing LLW and SCW instruction sequences.

Implementation Note:

The SCW instruction conditionally executes in the memory system, depending on the cache coherence design in the memory system. Thus, an implementation needs to prevent SCW from being invalidated by any interruption after the SCW request enters the memory system until the



success/failure status returns from the memory system to complete the SCW instruction. For an implementation with a non-coherent cache system, an internal and an external flag may be needed to implement the "lock" state. For such a system, the success or failure of the SCW instruction is determined by either both flags or internal flag alone. The conditions based on different memory attributes are summarized as follows.

l Rele	ease		
	Non-cacheable	Cach	eable
	Non-cacheable	Write-back	Write-through
Success/fail determined by	Internal and external flags	Internal flag	Internal flag

Note that if the memory location that SCW operates on is cacheable, only the internal flag will be used and the external flag will be ignored.



9.1.70. SEB (Sign Extend Byte)

Type: 32-bit Baseline

Form	at:		Official						
31	30	25	24 20	19	15	14	5	4	0
0	ALU 1000		Rt	R	la .	00000	00000		EB 000

Syntax: SEB Rt, Ra

Purpose: Sign-extend the least-significant-byte of a register.

Description: This instruction sign-extends the least-significant-byte of Ra and writes the result to Rt.

Operations:

$$Rt = SE(Ra(7, 0));$$

Exceptions: None

Privilege level: All



9.1.71. SEH (Sign Extend Halfword)

Type: 32-bit Baseline

Form	at:		Official						
31	30	25	24 20	19	15	14	5	4	0
0	ALU 1000		Rt	R	a	00000	00000		EH 001

Syntax: SEH Rt, Ra

Purpose: Sign-extend the least-significant-halfword of a register.

Description: This instruction sign-extends the least-significant-halfword of Ra and writes the result to Rt.

Operations:

$$Rt = SE(Ra(15, 0));$$


Exceptions: None

Privilege level: All



9.1.72. SETEND (Set data endian)

Type: 32-bit Baseline



Syntax: SETEND.B (Set data endian to big endian)

SETEND.L (Set data endian to little endian)

Purpose: Control the data endian mode in the PSW register.

Description:

This instruction has two flavors. The SETEND.B sets the data endian mode to big-endian while the SETEND.L sets the data endian mode to little-endian. Note that this instruction can be used in user mode. The BE bit in this instruction encoding distinguishes between these two flavors.

BE	Flavor
0	SETEND.L
1	SETEND.B

Operations:

Exceptions: None

Privilege level: All

Note: A DSB instruction must follow a SETEND instruction to guarantee that any subsequent load/store instruction can observe the just updated PSW.BE value.



9.1.73. SETGIE (Set global interrupt enable)

Type: 32-bit Baseline

Form	nat:		Officia	al							
31	30	25	24 21	20	19		10	9	5	4	0
MISC		SC	0000	EN		PSW_IDX		SET	GIE	МТ	CSR
0	1100	010	0000	EIN			00010		00011		

Syntax: SETGIE.E (Enable global interrupt)

SETGIE.D (Disable global interrupt)

Purpose: Control the global interrupt enable bit in the PSW register.

Description:

This instruction has two flavors. The SETGIE.E enables the global interrupt while the SETGIE.D disables the global interrupt. The EN bit in this instruction encoding distinguishes between these two flavors.

EN	Flavor
0	SETGIE.D
1	SETGIE.E

Operations:

SR[PSW] . GIE = 1; // SETGIE . E SR[PSW] . GIE = 0; // SETGIE . D

Exceptions: Privileged instruction


Privilege level: Superuser and above

Note: A DSB instruction must follow a SETGIE instruction to guarantee that any subsequent instruction can observe the just updated PSW.GIE value for the external interrupt interruption.



9.1.74. SETHI (Set High Immediate)

Type: 32-bit Baseline



Syntax: SETHI Rt, imm20u

Purpose: Initialize the high portion of a register with a constant.

Description: This instruction moves the imm20u into the upper 20-bits of general register Rt and fills the lower 12-bits of Rt with 0.

Operations:

$$Rt = i mm20u \ll 12;$$

Exceptions: None

Privilege level: All



9.1.75. SH (Store Halfword)

Type: 32-bit Baseline

Forn	nat:		Offi	cia								
31	20	25	Rele	20 20		SH	1.4	10	9 8	7	0	
31	31 30 25 24 20 1				19	15	14	10	9 8	, , , , , , , , , , , , , , , , , , ,	<u> </u>	
0	MI	EM	Rt			Ra	Rb		sv	SH		
	01110									00001001		
						~~~ 1 4						
						SH.bi						
31	30	25	24	20	19	15	14	10	9 8	7	0	
0	ME	MEM		Dt		Ra	D	h	SV	SH	ł.bi	
	011100		11100 Rt		Nd		Rb		SV	000	01101	

**Syntax:** SH Rt,  $[Ra + (Rb \ll sv)]$ 

 $SH.bi \hspace{1cm} Rt, \hspace{1cm} [Ra], \hspace{1cm} (Rb << sv)$ 

**Purpose:** Store a 16-bit halfword from a general register into memory.

# **Description:**

This instruction stores the least-significant 16-bit halfword in the general register Rt to memory. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory store operation.

The memory address has to be halfword-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



#### **Operations:**

```
Addr = Ra + (Rb << sv);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr = Addr;
}

if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}

(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);

Excep_status = Page_Exception(Attributes, PSW.POM, STORE);

If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, HALFWORD, Attributes, Rt(15,0));
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



#### 9.1.76. SHI (Store Halfword Immediate)

Type: 32-bit Baseline



**Syntax:** SHI Rt, [Ra + (imm15s << 1)]

SHI.bi Rt, [Ra], (imm15s << 1)

(imm15s is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 16-bit halfword from a general register into memory.

# **Description:**

This instruction stores the least-significant 16-bit halfword in the general register Rt to memory. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s << 1) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s << 1) value after the memory store operation. Note that imm15s is treated as a signed integer.

The memory address has to be half-word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



#### **Operations:**

```
Addr = Ra + Sign_Extend(imm15s << 1);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Halfword_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, STORE);
If (Excep_status == NO_EXCEPTION) {
  Store_Memory(PAddr, HALFWORD, Attributes, Rt(15,0));
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



## 9.1.77. SLL (Shift Left Logical)

Type: 32-bit Baseline



**Syntax:** SLL Rt, Ra, Rb

**Purpose:** Perform a logical left shift operation on the content of a register.

**Description:** This instruction left-shifts the content of Ra logically and writes the result to Rt. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the Rb register.

## **Operations:**

```
sa = Rb(4,0);
Rt = CONCAT(Ra(31-sa,0), sa`b0);
```


**Exceptions:** None

Privilege level: All



## 9.1.78. SLLI (Shift Left Logical Immediate)

Type: 32-bit Baseline



**Syntax:** SLLI Rt, Ra, imm5u

**Purpose:** Perform a logical left shift operation on the content of a register.

**Description:** This instruction left-shifts the content of Ra logically and writes the result to Rt. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant.

## **Operations:**

$$Rt = CONCAT(Ra(31-i mm5u, 0), i mm5u`b0);$$


**Exceptions:** None

Privilege level: All



#### 9.1.79. SLT (Set on Less Than)

Type: 32-bit Baseline



**Syntax:** SLT Rt, Ra, Rb

**Purpose:** Unsigned-compare the contents of two registers.

**Description:** The content of Ra is unsigned-compared with that of Rb. If the content of Ra is less than that of Rb, this instruction writes a result of 1 to Rt; otherwise, it writes a result of 0 to Rt.

## **Operations:**

```
if (CONCAT(1`b0, Ra) < CONCAT(1`b0, Rb)) {
  Rt = 1;
else {
   Rt = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



#### 9.1.80. SLTI (Set on Less Than Immediate)

Type: 32-bit Baseline



**Syntax:** SLTI Rt, Ra, imm15s

**Purpose:** Unsigned-compare the content of a register with a signed constant.

**Description:** The content of Ra is unsigned-compared with a sign-extended imm15s. If the content of Ra is less than the sign-extended imm15s, this instruction writes the result of 1 to Rt; otherwise, it writes the result of 0 to Rt. The sign-extended imm15s will generate an unsigned constant in the following range:

# **Operations:**

$$Rt = (Ra (unsigned) < SE(imm15s)) ? 1 : 0;$$


**Exceptions:** None

Privilege level: All



### 9.1.81. SLTS (Set on Less Than Signed)

**Type:** 32-bit Baseline



**Syntax:** SLTS Rt, Ra, Rb

**Purpose:** Signed-compare the contents of two registers.

**Description:** The content of Ra is signed-compared with that of Rb. If the content of Ra is less than that of Rb, this instruction writes a result of 1 to Rt; otherwise, it writes a result of 0 to Rt.

### **Operations:**

```
if (Ra < Rb)
{
   Rt = 1;
else {
   Rt = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



### 9.1.82. SLTSI (Set on Less Than Signed Immediate)

Type: 32-bit Baseline



**Syntax:** SLTSI Rt, Ra, imm15s

**Purpose:** Signed-compare the content of a register with a constant.

**Description:** The content of Ra is signed-compared with the sign-extended imm15s. If the content of Ra is less than the sign-extended imm15s, this instruction writes the result of 1 to Rt; otherwise, it writes the result of 0 to Rt. The sign-extended imm15s will generate a signed constant in the following range:

# **Operations:**

$$Rt = (Ra (signed) < SE(imm15s)) ? 1 : 0;$$

**Exceptions:** None

Privilege level: All



#### 9.1.83. SMW (Store Multiple Word)

**Type:** 32-bit Baseline

Forn	nat:		Offic	cial								
31	30	25	24 20	19 15	14 10	9	6	5	4	3	2	10
0	LSM 0111		Rb	Ra	Re	Ena	ble4	SMW 1	b:0 a:1	i:0 d:1	m	00

**Syntax:** SMW. $\{b \mid a\}\{i \mid d\}\{m?\}$  Rb, [Ra], Re, Enable4

**Purpose:** Store multiple 32-bit words from multiple registers into sequential memory locations.

#### **Description:**

This instruction stores multiple 32-bit words from a range or a subset of source general-purpose registers to sequential memory addresses specified by the base address register Ra and the  $\{b \mid a\}\{i \mid d\}$  options. The source registers are specified by a register list formed by Rb, Re, and the four-bit Enable4 field as follows.

<Register List> = a range from {Rb, Re} and a list from <Enable4>

- {i | d} option specifies the direction of the address change. {i} generates increasing addresses from Ra and {d} generates decreasing addresses from Ra.
- {b | a} option specifies the way how the first address is generated. {b} uses the contents of Ra as the first memory store address. {a} uses either Ra+4 or Ra-4 for the {i | d} option respectively as the first memory store address.
- {m?} option, if it is specified, indicates that the base address register will be updated to the value computed in the following formula at the completion of this instruction.

TNReg = Total number of registers stored

 $Updated\ value = Ra + (4*TNReg)\ for\ \{i\}\ option$ 

Updated value = Ra - (4 * TNReg) for  $\{d\}$  option

[Rb, Re] specifies a range of registers whose contents will be stored by this instruction.
 Rb(4,0) specifies the first register number in the continuous register range and Re(4,0)



specifies the last register number. In addition to the range of registers, <Enable4(3,0)> specifies the store of 4 individual registers from R28 to R31 (s9/fp, gp, lp, sp) which have special calling convention usage. The exact mapping of Enable4(3,0) bits and registers is as follows:

<b>Offic</b>	lal			
Bits	Enable4(3)	Enable4(2)	Enable4(1)	Enable4(0)
(Che C	Format(9)	Format(8)	Format(7)	Format(6)
Registers	R28	R29	R30	R31

- Several constraints are imposed for the <Register List>:
  - If [Rb, Re] specifies at least one register:
    - Rb(4,0) <= Re(4,0) AND
    - $0 \le Rb(4,0), Re(4,0) \le 28$
  - If [Rb, Re] specifies no register at all:
    - $\bullet$  Rb(4,0) == Re(4,0) = 0b11111 AND
    - ♦ Enable4(3,0) != 0b0000
  - If these constraints are not met, UNPREDICTABLE results will happen to the contents of the memory range pointed to by the base register. If the {m?} option is also specified after this instruction, an UNPREDICTABLE result will happen to the base register itself too.
- The registers are stored in sequence to matching memory locations. That is, the lowest-numbered register is stored to the lowest memory address while the highest-numbered register is stored to the highest memory address.
- If the base address register Ra is specified in the <Register Specification>, the value stored to memory from the register Ra is the Ra value before this instruction is executed.
- This instruction can handle aligned/unaligned memory address.



#### **Operation:**

```
TNReg = Count_Registers(register_list);
if ("bi") {
  B_addr = Ra;
  E_addr = Ra + (TNReg
} el sei f ("ai") {
  B_addr # Rac 4235
  E_addr = Ra + (TNReg * 4);
} el sei f ("bd") {
  B_addr = Ra - (TNReg * 4) + 4;
  E_addr = Ra;
} else { // "ad"
  B_addr = Ra - (TNReg * 4);
  E \ addr = Ra - 4
}
VA = B_addr;
for (i = 0 \text{ to } 31) {
  if (register_list[i] == 1) {
     (PA, Attributes) = Address_Translation(VA, PSW.DT);
     Excep_status = Page_Exception(Attributes, PSW. POM, STORE);
     If (Excep_status == NO_EXCEPTION) {
        Store_Memory(PA, Word, Attributes, Ri);
        VA = VA + 4:
     } else {
        Generate_Exception(Excep_status);
  }
}
if ("im") {
  Ra = Ra + (TNReg * 4);
} else { // "dm"
  Ra = Ra - (TNReg * 4);
}
```

## **Exceptions:**

TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error.

• The base register value is left unchanged on an exception event, no matter whether the base register update is specified or not.

Official



**Interruption:** Whether this instruction is interruptible or not is implementation-dependent.

Privilege Level: all

- (1) LMW and SMW instructions do not guarantee atomicity among individual memory access operations. Neither do they guarantee single access to a memory location during the execution. Any I/O access that has side-effects other than simple stable memory-like access behavior should not use these two instructions. For non-translated AndeStar address space attributes NTC of type 0 and type 1 (non-cacheable) and for translated AndeStar address space attribute C of type 0 and type 1 (device space), LMW and SMW instructions should not be used.
- (2) The cacheability AndeStar address space attribute of the memory region updated by a SMW instruction should be the same type. If the memory region has more than one cacheability types, the result of the SMW instruction is unpredictable.
- (3) The memory access order among the words accessed by LMW/SMW is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
  - For LMW/SMW.i : increasing memory addresses from the base address.
  - For LMW/SMW.d: decreasing memory addresses from the base address.
- (4) The memory access order within an un-aligned word accessed is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
  - For LMW/SMW.i: the aligned low address of the word and then the aligned high address of the word. If an interruption occurs, the EVA register will contain the starting low address of the un-aligned word.
  - For LMW/SMW.d: the aligned high address of the word and then the aligned low address of the word. If an interruption occurs, the EVA register will contain "base un-aligned address + 4" of the first word or the starting low address of the remaining decreasing memory word.
- (4) Based on the more likely access order of (2) and (3), upon interruption, the EVA register for un-aligned LMW/SMW is more likely to have the following value:





- For LMW/SMW.i: the starting low addresses of the accessed words or "Ra + (TNReg * 4)" where TNReg represents the total number of registers loaded or stored.
- For LMW/SMW.d: the starting low addresses of the accessed words or "Ra + 4."





## 9.1.84. SRA (Shift Right Arithmetic)

Type: 32-bit Baseline

Format:		Offi	icial								
31	30	25 24	20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	la .	R	lb .	000	000	SF 011	

**Syntax:** SRA Rt, Ra, Rb

**Purpose:** Perform an arithmetic right shift operation on the content of a register.

**Description:** This instruction right-shifts the content of Ra arithmetically and writes the result to Rt. The shifted out bits are filled with the sign-bit Ra(31) and the shift amount is specified by the low-order 5-bits of the Rb register.

# **Operations:**

```
sa = Rb(4,0);
Rt = CONCAT(sa`bRa(31), Ra(31,sa));
```


**Exceptions:** None

Privilege level: All



### 9.1.85. SRAI (Shift Right Arithmetic Immediate)

Type: 32-bit Baseline



**Syntax:** SRAI Rt, Ra, imm5u

**Purpose:** Perform an arithmetic right shift operation on the content of a register.

**Description:** This instruction right-shifts the content of Ra arithmetically and writes the result to Rt. The shifted out bits are filled with sign-bit Ra(31) and the shift amount is specified by the imm5u constant.

# **Operations:**

$$Rt = CONCAT(i mm5u bRa(31), Ra(31, i mm5u));$$

**Exceptions:** None

Privilege level: All



### 9.1.86. SRL (Shift Right Logical)

Type: 32-bit Baseline

Format:		0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	a	R	b	000	000	SF 011	

Syntax: SRL Rt, Ra, Rb

**Purpose:** Perform a logical right shift operation on the content of a register.

**Description:** This instruction right-shifts the content of Ra logically and writes the result to Rt. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the Rb register.

# **Operations:**

```
sa = Rb(4, 0);

Rt = CONCAT(sa`b0, Ra(31, sa));
```

**Exceptions:** None

Privilege level: All



## 9.1.87. SRLI (Shift Right Logical Immediate)

Type: 32-bit Baseline

Format:		0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	a.	imı	n5u	000	000	SR 010	PLI 1001

**Syntax:** SRLI Rt, Ra, imm5u

**Purpose:** Perform a logical right shift operation on the content of a register.

**Description:** This instruction right-shifts the content of Ra logically and writes the result to Rt. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant.

## **Operations:**

$$Rt = CONCAT(imm5u`b0, Ra(31, imm5u));$$

**Exceptions:** None


Privilege level: All

Note: "SRLI RO, RO, O" is aliased to NOP and treated by an implementation as NOP.



#### 9.1.88. STANDBY (Wait for External Event)

**Type:** 32-bit Baseline



**Syntax:** STANDBY SubType (= no_wake_grant, wake_grant)

**Purpose:** Make a core enter the standby state while waiting for external events to happen.

### **Description:**

This instruction puts the core and its associating structures into an implementation-dependent low power standby mode where the instruction execution stops and most of the pipeline clocks can be disabled. The core has to enter the standby mode after all external memory and I/O accesses have been completed.

In general, the core leaves the standby mode when an external event happens and needs the core's attention. However, to facilitate the need for an external power manager to control the clock frequency and voltage, the wakeup action needs the external power manager's consent. Thus two flavors of the STANDBY instruction are defined to distinguish the different usages. The SubType field definitions are listed as follows.

Table 70. STANDBY Instruction SubType Definitions

SubType	Mnemonic	Wakeup Condition						
0	no_wake_grant	The STANDBY instruction immediately monitors and accepts a wakeup event (e.g external interrupt), making the core leave the standby mode without waiting for a wakeup_consent						
		notification from an external agent.						



SubType	Mnemonic	Wakeup Condition						
1	wake_grant	The STANDBY instruction waits for a wakeup_consent notification from an external agent (e.g. power management						
	Offici	unit) before monitoring and accepting a wakeup_event (e.g. external interrupt) to make the core leave the standby mode.						
2	Relea	The STANDBY instruction waits for a wakeup_consent						
	wait_done	notification from an external agent (e.g. power management unit). When the wakeup_consent notification arrives, the						
		core leaves the standby mode immediately.						

The wakeup external events include interrupt (regardless of masking condition), debug request, wakeup signal, reset etc. The instruction execution restarts either from the instruction following the STANDBY instruction or from the enabled interrupt handler which causes the core to leave the standby mode. When entering an interrupt handler, the IPC system register keeps the address of the instruction following the STANDBY instruction.

An implementation can export the standby state to an external agent such as a power/energy controller to further regulate the clock or the voltage of the processor core for maximum energy savings. However, if such clock or voltage regulation causes any core/memory state loss, software is responsible to preserve the needed states before the core enters the standby mode. If such state loss has happened, the only sensible way to bring the core into action is through a reset event.

#### **Operations:**

Enter_Standby();

**Exceptions:** None

**Privilege level:** The behaviors of STANDBY under different processor operating modes are listed in the following table.



Privilege Level	SubType encoding	SubType behavior				
	0	0				
User	1	0				
Officia	2	0				
Dologo	0	0				
Superuser	1	1				
	2	2				



### 9.1.89. SUB (Subtraction)

**Type:** 32-bit Baseline

Format:		0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	a	R	lb .	000	000	SU 000	JB 001

**Syntax:** SUB Rt, Ra, Rb

**Purpose:** Subtract the content of two registers.

**Description:** This instruction subtracts the content of Rb from that of Ra and writes the result to Rt.

## **Operations:**

$$Rt = Ra - Rb$$
:


**Exceptions:** None

Privilege level: All



#### 9.1.90. SUBRI (Subtract Reverse Immediate)

**Type:** 32-bit Baseline



**Syntax:** SUBRI Rt, Ra, imm15s

**Purpose:** Subtract the content of a register from a signed constant.

**Description:** This instruction subtracts the content of Ra from the sign-extended imm15s and writes the result to Rt.

# **Operations:**

$$Rt = SE(imm15s) - Ra;$$

**Exceptions:** None

Privilege level: All



#### 9.1.91. SVA (Set on Overflow Add)

Type: 32-bit Baseline

Form	at:	Offi	icial								
31	30	25 24	20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	la .	R	b	00	000	SV 110	/A 000

**Syntax:** SVA Rt, Ra, Rb

**Purpose:** Generate overflow status on adding the signed contents of two registers.

**Description:** If an arithmetic overflow is detected in the result of adding the two 32-bit signed values in Ra and Rb, this instruction writes a result of 1 to Rt; otherwise, it writes a result of 0 to Rt.

# **Operations:**

```
value = CONCAT(Ra(31), Ra(31,0)) + CONCAT(Rb(31), Rb(31,0));
if (value(32) != value(31)) {
  Rt = 1;
else {
   Rt = 0;
}
```


**Exceptions:** None

Privilege level: All



#### 9.1.92. SVS (Set on Overflow Subtract)

Type: 32-bit Baseline



Syntax: SVS Rt, Ra, Rb

**Purpose:** Generate overflow status on subtracting the signed contents of two registers.

**Description:** If an arithmetic overflow is detected in the result of subtracting the two 32-bit signed values in Ra and Rb, this instruction writes a result of 1 to Rt; otherwise, it writes a result of 0 to Rt.

# **Operations:**

```
value = CONCAT(Ra(31), Ra(31,0)) - CONCAT(Rb(31), Rb(31,0));
if (value(32) != value(31)) {
  Rt = 1;
else {
   Rt = 0;
}
```

**Exceptions:** None

Privilege level: All



#### 9.1.93. SW (Store Word)

Type: 32-bit Baseline

Form	at:			icia		SW						
31	30	25	24	ease	19	15	14	10	9 8	7	0	
0	ME 0111		R	t .		Ra	R	Rb Sv		SW 00001010		
						SW.bi						
31	30	25	24	20	19	15	14	10	9 8	7	0	
0	0 MEM 011100		R	£t .	Ra		Rb		Rb Sv		V.bi 01110	

**Syntax:** SW Rt,  $[Ra + (Rb \ll sv)]$ 

 $SW.bi \hspace{1cm} Rt, \hspace{0.1cm} [Ra], \hspace{0.1cm} (Rb << sv)$ 

**Purpose:** Store a 32-bit word from a general register into memory.

# **Description:**

This instruction stores a word from the the general register Rt into memory. There are two different forms to specify the memory address: the regular form uses Ra + (Rb << sv) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + (Rb << sv) value after the memory store operation.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



#### **Operations:**

```
Addr = Ra + (Rb << sv);
If (.bi form) {
    Vaddr = Ra;
} else {
    Vaddr = Addr;
}

if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}

(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt);
    If (.bi form) { Ra = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



#### 9.1.94. SWI (Store Word Immediate)

Type: 32-bit Baseline



**Syntax:** SWI Rt,  $[Ra + (imm15s \ll 2)]$ 

SWI.bi Rt, [Ra],  $(imm15s \ll 2)$ 

(imm15s is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 32-bit word from a general register into memory.

# **Description:**

This instruction stores a word from the general register Rt into memory. There are two different forms to specify the memory address: the regular form uses Ra + SE(imm15s << 2) as its memory address while the .bi form uses Ra. For the .bi form, the Ra register is updated with the Ra + SE(imm15s << 2) value after the memory store operation. Note that imm15s is treated as a signed integer.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



#### **Operations:**

```
Addr = Ra + Sign_Extend(imm15s << 2);
If (.bi form) {
  Vaddr = Ra;
} else { Official
  Vaddr = Addr
if (!Word_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, STORE);
If (Excep_status == NO_EXCEPTION) {
  Store_Memory(PAddr, WORD, Attributes, Rt);
  If (.bi form) { Ra = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



#### 9.1.95. SWUP (Store Word with User Privilege Translation)

Type: 32-bit Baseline

Forn	nat:		Official							
31	30	25	R ²⁴   20	19	15	14	10	9 8	7	0
0	MEM 011100		Rt	F	Ra	F	2b	Sv		VUP 01010

**Syntax:** SWUP Rt,  $[Ra + (Rb \ll sv)]$ 

**Purpose:** Store a 32-bit word from a general register into memory with the user mode privilege address translation.

**Description:** This instruction stores a word from the general register Rt into the memory address Ra + (Rb << sv) with the user mode privilege address translation regardless of the current processor operation mode (i.e. PSW.POM) and the current data address translation state (i.e. PSW.DT). The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
Vaddr = Ra + (Rb << sv);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, TRANSLATE);
Excep_status = Page_Exception(Attributes, USER_MODE, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt);
} else {
    Generate_Exception(Excep_status);
}</pre>
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All

Official Release



# 9.1.96. SYSCALL (System Call)

Type: 32-bit Baseline

Forma	ıt:		Official					
31	30	<b>25</b>	24 20	19		5	4	0
0	MI 1100		00000		SWID			CALL 011

Syntax: SYSCALL SWID

**Purpose:** Generate a System Call exception.

**Description:** This instruction unconditionally generates a System Call exception and transfers control to the System Call exception handler. Software uses the 15-bit SWID of the instruction as a parameter to distinguish different system call services.

# **Operations:**

Generate_Exception(System_Call);


**Exceptions:** System call

Privilege level: All



# 9.1.97. TEQZ (Trap if equal 0)

Type: 32-bit Baseline



Syntax: TEQZ Ra, SWID

**Purpose:** Generate a conditional Trap exception.

**Description:** This instruction generates a Trap exception and transfers control to the Trap exception handler if the content of Ra is equal to 0. Sotware uses the 15-bit SWID of the instruction as a parameter to distinguish different trap features and usages.

# **Operations:**


**Exceptions:** Trap

Privilege level: All



# 9.1.98. TNEZ (Trap if not equal 0)

Type: 32-bit Baseline



Syntax: TNEZ Ra, SWID

**Purpose:** Generate a conditional Trap exception.

**Description:** This instruction generates a Trap exception and transfers control to the Trap exception handler if the content of Ra is not equal to 0. Software uses the 15-bit SWID of the instruction as a parameter to distinguish different trap features and usages.

# **Operations:**


**Exceptions:** Trap

Privilege level: All



#### 9.1.99. TLBOP (TLB Operation)

Type: 32-bit Baseline



**Syntax:** TLBOP Ra, SubType

TLBOP Rt, Ra, PB (TLB probe operation)
TLBOP FLUA (TLB flush all operation)

**Purpose:** Perform various operations on processor TLB. This instruction is typically used by software to manage page table entry (PTE) information in TLB.

#### **Description:**

This instruction performs TLB control operations based on the SubType field. The definitions and encodings for the SubType field are listed in the following table. Depending on the SubType, different TLBOP instructions have different number of operands from 0 to 2.

Table 71. TLBOP SubType Definitions

SubType	Mnemonics	Operation	Rt?/Ra?
0	TargetRead (TRD)	Read targeted TLB entry	-/Ra
1	TargetWrite (TWR)	Write targeted TLB entry	-/Ra
2	RWrite (RWR)	Write a hardware-determined TLB entry	-/Ra
3	RWriteLock (RWLK)	Write a hardware-determined TLB entry and lock	-/Ra
4	Unlock (UNLK)	Unlock a TLB entry	-/Ra
5	Probe (PB)	Probe TLB entry information	Rt/Ra
6	Invalidate (INV)	Invalidate TLB entries except locked entries	-/Ra



SubType	Mnemonics	Operation	Rt?/Ra?
7	FlushAll (FLUA)	Flush all TLB entries except locked entries	-/-

The operations of the cache control instruction can be grouped and described in the following categories:

a. TLB Target Read | ease

Syntax: TLBOP Ra, TargetRead

This operation reads a specified entry in the software-visible portion of the TLB structure and places the read result in the TLB_VPN, TLB_DATA, and TLB_MISC registers. The specified entry is indicated by the Ra register.

The TLB entry number for a non-fully-associative N sets K ways TLB cache is as follows:

$31  \log 2(N*K)$	Log2(N*K)-1	log2(N)	Log2(N)-1	0
Ignored	Way num	nber	Set numbe	er

The normal instruction sequence of performing the TLB Target Read operation is as follows:

```
movi Ra, TLB_rd_entry // prepare read entry number
tlbop Ra, TRD // read TLB
dsb // data serialization barrier
mfsr Ry, TLB_VPN // move read result to reg
```

**Important:** The TLB_MISC register contains the current process' Context ID and Access Page Size information. Thus, any use of this instruction requires saving/restoring the TLB_MISC register if you want the current process to run correctly immediately after this operation.



#### b. TLB Target Write

```
Syntax: TLBOP Ra, TargetWrite
```

This operation writes a specified entry in the software-visible portion of the TLB structure. The specified entry is indicated by the Ra register. The other write operands are in the TLB_VPN, TLB_DATA, and TLB_MISC registers.

The TLB entry number for the non-fully-associative N sets K ways TLB cache is as follows:

31	log2(N*K)	Log2(N*K)-1	log2(N)	Log2(N)-1	0
	Ignored	Way nur	nber	Set number	

If the selected target entry is locked, this instruction will overwrite the locked entry and clear the locked flag.

The normal instruction sequence of performing the TLB Target Write operation is as follows:

```
Ra, TLB_VPN
                      // may not needed
mtsr
                      // prepare PPN, etc.
mtsr
       Rb, TLB DATA
       Rc, TLB_MISC
                      // may not needed
mtsr
dsb
                          // data serialization barrier
                          // may not needed (imp-dep)
movi
       Rd, TLB_wr_entry
                          // prepare write index
tlbop
       Rd, TWR
                          // idx TLB write
i sb
                          // inst serialization barrier
```

#### c. TLB Random Write (HW-determined way in a set)

```
Syntax: TLBOP Ra, RWrite
```

This operation writes a hardware-determined random TLB way in a set determined by the



VA (in TLB_VPN) and page size (in TLB_MISC) in the software-visible portion of the TLB structure. The general register Ra contains the data that will be written into the TLB_DATA portion of the TLB structure. The other write operands are in the TLB_VPN and TLB_MISC registers.

If the ways in the specified set are all locked during the write operation of this instruction, this operation may generate a precise or an imprecise "Data Machine Error" exception. Whether an exception is generated or not is depending on the setting in the TBALCK field of the MMU Control system register (MMU_CTL). Note that the default value of the TBALCK is to generate an exception.

The normal instruction sequence of performing the TLB Random Write operation is as follows:

```
... // TLB fill exception
// TLB_VPN & TLB_MISC has been preset
... // Preparing PTE address in Rb
lw Ra, [Rb]
tlbop Ra, RWR // Ra contains PPN, etc.
iret/isb // inst serialization barrier
```

#### d. TLB Random Write and Lock

Syntax: TLBOP Ra, RWriteLock

Similar to the TLB Random Write operation, this operation writes a hardware-determined random TLB way in a set determined by the VA (in TLB_VPN) and page size (in TLB_MISC) in the software-visible portion of the TLB structure. In addition to the write operation, this instruction also locks the TLB entry.

If the ways in the specified set are all locked during the write operation of this instruction, this operation may generate a precise or an imprecise "Data Machine Error" exception. Whether an exception is generated or not is depending on the setting in the TBALCK field of the MMU Control system register (MMU_CTL). Note that the default value of the TBALCK is to generate the exception.



#### e. TLB Unlock

Syntax: TLBOP Ra, Unlock

This operation unlocks a TLB entry if the VA in the general register Ra matches the VPN of a set determined by the VA (in Ra) and page size (in TLB_MISC).

#### f. TLB Probe

Syntax: TLBOP Rt, Ra, Probe

This operation searches all TLB structures (software-visible and software-invisible) for a specified VA, generates an entry number where the VA matches the VPN in that entry, and writes the search result to the general register Rt. The VA is specified in the general register Ra. The result stored in Rt has the following format:

31	30	29	28	n	n-1	0
NF	HW	SW	Reserved		Entr	y#

If the VA can be found in the software-visible part of the TLB, set the "sw" bit. If the VA can be found in the software-invisible part of the TLB, set the "hw" bit. If the VA cannot be found in either the software-visible or software-invisible part of the TLB, set the "nf" bit.

The TLB entry number for the non-fully-associative N sets K ways TLB cache is as follows:

Log2(N*K)-1	log2(N)	Log2(N)-1	0
Way nun	nber	Set number	

The normal instruction sequence of performing the TLB probe operation is as follows:



If this instruction encounters a multiple match condition when searching the TLB, a precise "Data Machine Error" exception will be generated.

# g. TLB Invalidate VA Official Syntax: TLBOP Ra, Invalidate

This operation flushes the TLB entry that contains the VA in the Ra register and the page size specified in the TLB_MISC register (software-visible and software-invisible) except the locked TLB entries. The match condition also involves the "G" bit of a PTE entry and the CID field of the TLB_MISC register. Their matching logic is as follows:

- If "G" is asserted, CID *is not* part of the match condition.
- If "G" is not asserted, CID *is* part of the match condition.

The normal instruction sequence for this operation is as follows:

```
// prepare VA in Ra
...
tlbop Ra, INV // Invalidate TLB entries containing VA
isb // inst serialization barrier
```

Note that this TLB invalidate operation may flush more pages than the exact number of pages which contain this VA, up to the entire TLB structure, and the exact behavior is implementation-dependent.

If this instruction encounters a multiple match condition when searching the TLB, it invalidates all matched entries and generates no "Data Machine Error" exception.

#### h. TLB Invalidate All

```
Syntax: TLBOP FlushAll
```

This operation invalidates all TLB entries (software-visible and software-invisible) except the locked TLB entries.



The normal instruction sequence for this operation is as follows:

```
FLUA
                         // TLB invalidate All
          tlbop
          i sb
                          // Inst serialization barrier
               Release
Operations:
     If (SubType is not supported)
       Exception(Reserved Instruction);
     If (Op(SubType) == TargetRead) {
       Entry\_Addr = Ra;
       \{TLB\_VPN, TLB\_DATA, TLB\_MISC\} =
       TLB_Entry_Read(Entry_Addr);
     } else if (OP(SubType) == TargetWrite) {
      Entry\_Addr = Ra
      TLB_Entry_Write(Entry_Addr, TLB_VPN, TLB_DATA, TLB_MISC);
     } else if (OP(SubType) == RWrite) {
      TLB_Write(TLB_VPN, Ra, TLB_MISC, nolock);
     } else if (OP(SubType) == RWriteLock) {
      TLB_Write(TLB_VPN, Ra, TLB_MISC, lock);
     } else if (OP(SubType) == Unlock) {
       {found, Entry} = TLB_Search(Ra);
      if (found) {
         TLB_Unl ock(Entry);
     } else if (OP(SubType) == Probe) {
       {found, Entry} = TLB_Search(Ra);
      Rt = {found, Entry};
     } else if (OP(SubType) == Invalidate) {
       {found, Entry} = TLB_Search(Ra);
```

}

if (found) {

TLB_I nval i date(Entry);

Foreach TLB_Entry {

} else if (OP(SubType) == FlushAll) {

if (Is_Not_Locked(TLB_Entry)) {
 TLB_Invalidate(TLB_Entry);



}

**Exceptions:** Privileged instruction, imprecise machine error


Privilege level: Superuser and above

**Note:** All non-instruction-fetch-related exceptions generated by a TLBOP instruction should have the INST field of the ITYPE register set to 0.



9.1.100. TRAP (Trap exception)

Type: 32-bit Baseline



Syntax: TRAP SWID

**Purpose:** Generate an unconditional Trap exception.

**Description:** This instruction unconditionally generates a Trap exception and transfers control to the Trap exception handler. Software uses the 15-bit SWID of the instruction as a parameter to distinguish different trap features and usages.

# **Operations:**

Generate_Exception(Trap);


**Exceptions:** Trap

Privilege level: All



## 9.1.101. WSBH (Word Swap Byte within Halfword)


**Type:** 32-bit Baseline



Syntax: WSBH Rt, Ra

**Purpose:** Swap the bytes within each halfword of a register.

**Description:** This instruction swaps the bytes within each halfword of Ra and writes the result to Rt.



# **Operations:**

$$Rt = CONCAT(Ra(23, 16), Ra(31, 24), Ra(7, 0), Ra(15, 8));$$

**Exceptions:** None

Privilege level: All



9.1.102. XOR (Bit-wise Logical Exclusive Or)

**Type:** 32-bit Baseline

Forma	t:	Off	ficial									
31	30	25	24 20	19	15	14	10	9	5	4	0	
0	ALU	]_1	Rt	р	20	р	h	000	200	X	OR	
	1000	000	πι	N	Ra		Rb		00000		00011	

Syntax: XOR Rt, Ra, Rb

**Purpose:** Perform a bit-wise logical Exclusive OR operation on the content of two registers.

**Description:** This instruction combines the content of Ra with that of Rb using a bit-wise logical exclusive OR operation and writes the result to Rt.

# **Operations:**

$$Rt = Ra \wedge Rb;$$


**Exceptions:** None

Privilege level: All



#### 9.1.103. XORI (Exclusive Or Immediate)

**Type:** 32-bit Baseline



**Syntax:** XORI Rt, Ra, imm15u

**Purpose:** Bit-wise exclusive OR of the content of a register with an unsigned constant.

**Description:** This instruction bit-wise exclusive ORs the content of Ra with the zero-extended imm15u and writes the result to Rt.

# **Operations:**

$$Rt = Ra \wedge ZE(imm15u);$$

**Exceptions:** None

Privilege level: All



9.1.104. ZEB (Zero Extend Byte)

**Type:** 32-bit Baseline Pseudo OP

Alias of: ANDI

Syntax: ZEB

Rt, Ra, OxFF | Release

**Purpose:** Zero-extend the least-significant-byte of a register.

**Description:** This instruction zero-extends the least-significant-byte of Ra and writes the result to Rt.

# **Operations:**

$$Rt = ZE(Ra(7, 0));$$


**Exceptions:** None

Privilege level: All



#### 9.1.105. ZEH (Zero Extend Halfword)

**Type:** 32-bit Baseline



**Syntax:** ZEH Rt, Ra

**Purpose:** Zero-extend the least-significant-halfword of a register.

**Description:** This instruction zero-extends the least-significant-halfword of Ra and writes the result to Rt.

# **Operations:**

$$Rt = ZE(Ra(15, 0));$$

**Exceptions:** None

Privilege level: All



# 9.2. 32-bit Baseline V1 Optional Instructions

This section includes Baseline V1 optional instructions.

9.2.1. DIV (Unsigned Integer Divide)

Type: 32-bit Baseline Optional

#### **Format:**

3	1	30	25	24	22	21	20	19	15	14	10	9	6	5	0
C	)	ALU 100		00	00	Dt	0	R	a	R	?b	00	00		IV 1111

Syntax: DIV Dt, Ra, Rb

**Purpose:** Divide the unsigned integer content of a 32-bit register with that of another register.

#### **Description:**

This instruction divides the 32-bit content of Ra with that of Rb, then writes the 32-bit quotient result to Dt.LO register and the 32-bit remainder result to Dt.HI register. The contents of Ra and Rb are treated as unsigned integers.

If the content of Rb is zero and the IDIVZE bit of the INT_MASK register is 1, this instruction generates an Arithmetic exception. The IDIVZE bit of the INT_MASK register enables exception generation for the "Divide-By-Zero" condition.



## **Operations:**

```
If (Rb != 0) {
   quotient = Floor(CONCAT(1`b0, Ra) / CONCAT(1`b0, Rb));
   remainder = CONCAT(1`b0, Ra) mod CONCAT(1`b0, Rb);
   Dt. L0 = quotient;
   Dt. HI = remainder;
} else if (INT_MASK.IDIVZE == 0) {
   Dt. L0 = 0;
   Dt. HI = 0;
} else {
   Generate_Exception(Arithmetic);
}
```

**Exceptions:** Arithmetic

Privilege level: All



#### 9.2.2. DIVS (Signed Integer Divide)

**Type:** 32-bit Baseline Optional

Format:			Offic	cial									
31	30	25	24 22	21 _E	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		000	Dt	0	R	a .	F	₿b	00	00		VS 110

Syntax: DIVS Dt, Ra, Rb

**Purpose:** Divide the signed integer content of a 32-bit register with that of another register.

## **Description:**

This instruction divides the 32-bit content of Ra with that of Rb, then writes the 32-bit quotient result to Dt.LO register and the 32-bit remainder result to Dt.HI register. The contents of Ra and Rb are treated as signed integers.

If the content of Rb is zero and the IDIVZE bit of the INT_MASK register is 1, this instruction generates an Arithmetic exception. The IDIVZE bit of the INT_MASK register enables exception generation for the "Divide-By-Zero" condition. If the quotient overflows, this instruction always generates an Arithmetic exception. The overflow condition is as follows:

• Positive quotient > 0x7FFF FFFF (When Ra = 0x80000000 and Rb = 0xFFFFFFFF)



## **Operations:**

```
If (Rb != 0) {
   quotient = Floor(Ra / Rb);
   if (IsPositive(quotient) && quotient > 0x7FFFFFF) {
        Generate_Exception(Arithmetic);
   }
   remainder = Ra mod Rb
   Dt. L0 = quotient;
   Dt. HI = remainder;
} else if (INT_MASK.IDIVZE == 0) {
   Dt. L0 = 0;
   Dt. HI = 0;
} else {
   Generate_Exception(Arithmetic);
}
```

**Exceptions:** Arithmetic

Privilege level: All



#### 9.3. 32-bit Performance Extension Instructions

Release

#### 9.3.1. ABS (Absolutle)

**Type:** 32-bit Performance Extension

**Format:** 

31	30	25	24	20	19	15	14	6	5	0
0	ALU 100		F	₹t	R	a.	00000	00000		BS 0011

Syntax: ABS Rt, Ra

**Purpose:** Get the absolute value of a signed integer in a general register.

**Description:** This instruction calculates the absolute value of a signed integer stored in Ra and writes the result to Rt. This instruction with the minimum negative integer input of 0x80000000 produces an output of maximum positive integer of 0x7fffffff.

# **Operations:**

```
if (Ra >= 0) {
   Rt = Ra;
} else {
   If (Ra == 0x80000000) {
     Rt = 0x7fffffff;
} else {
     Rt = -Ra;
}
}
```

**Exceptions:** None

Privilege level: All



## 9.3.2. AVE (Average with Rounding)

**Type:** 32-bit Performance Extension

Forn	ıat:	0	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Rt Ra		a R		0000		AVE 000010	

**Syntax:** AVE Rt, Ra, Rb

**Purpose:** Calculate the average of the contents of two general registers.

**Description:** This instruction calculates the average value of two signed integers stored in Ra and Rb, rounds up a half-integer result to the nearest integer, and writes the result to Rt.

# **Operations:**

```
Sum = CONCAT(Ra(31), Ra(31, 0)) + CONCAT(Rb(31), Rb(31, 0)) + 1;

Rt = Sum(32, 1);
```

**Exceptions:** None

Privilege level: All



#### 9.3.3. BCLR (Bit Clear)

**Type:** 32-bit Performance Extension

Format:		0	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra		imm5u		00	00	BCLR 001001	

Syntax: BCLR Rt, Ra, imm5u

Purpose: Clear an individual one bit from the content of a general register

**Description:** This instruction clears an individual one bit from the value stored in Ra and writes the cleared result to Rt. The bit position is specified by the imm5u value.

# **Operations:**

```
onehot = 1 << imm5u;
Rt = Ra & ~onehot;
```

**Exceptions:** None

Privilege level: All



# 9.3.4. BSET (Bit Set)

**Type:** 32-bit Performance Extension

Format:		0	fficial								
31	30	25	24 220	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra		imm5u		00	000	BSET 001000	

Syntax: BSET Rt, Ra, imm5u

Purpose: Set an individual one bit from the content of a general register

**Description:** This instruction sets an individual one bit from the value stored in Ra and writes the modified result to Rt. The bit position is specified by the imm5u value.

# **Operations:**

```
onehot = 1 << imm5u;
Rt = Ra | onehot;
```

**Exceptions:** None

Privilege level: All



# 9.3.5. BTGL (Bit Toggle)

**Type:** 32-bit Performance Extension

Format:		01	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra		imm5u		00	000	BTGL 001010	

Syntax: BTGL Rt, Ra, imm5u

Purpose: Toggle an individual one bit from the content of a general register

**Description:** This instruction toggles an individual one bit from the value stored in Ra and writes the modified result to Rt. The bit position is specified by the imm5u value.

# **Operations:**

```
onehot = 1 << imm5u;
Rt = Ra ^ onehot;
```

**Exceptions:** None

Privilege level: All



#### 9.3.6. BTST (Bit Test)

**Type:** 32-bit Performance Extension

Format:		O	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra		imı	m5u	00	000	BTST 001011	

Syntax: BTST Rt, Ra, imm5u

Purpose: Test an individual one bit from the content of a general register

**Description:** This instruction tests an individual one bit from the value stored in Ra. The bit position is specified by the imm5u value. If the bit is set, this instruction writes the result of 1 to Rt; if the bit is cleared, it writes the result of 0 to Rt.

# **Operations:**

```
onehot = 1 << imm5u;
Rt = Ra & onehot;
if (Rt == 0) {
   Rt = 0;
} else {
   Rt = 1;
}</pre>
```

**Exceptions:** None

Privilege level: All



## 9.3.7. CLIP (Clip Value)

**Type:** 32-bit Performance Extension

Forn	nat:	Offic	cial							
31	30	25 24	20 19	9 15	14	10	9	6	5	0
0	ALU_2 100001	l F	₹t	Ra	in	nm5u	00	000		LIP 0101

Syntax: CLIP Rt, Ra, imm5u

**Purpose:** Limit the signed integer of a register into an unsigned range.

**Description:** This instruction limits the signed integer stored in Ra into an unsigned integer range between 2^{imm5u}-1 and 0, then writes the limited result to Rt. For example, if imm5u is 0, the result should be always 0. If Ra is negative, the result is 0 as well.

# **Operations:**

```
if (Ra > 2imm5u-1) {
   Rt = 2imm5u-1;
} else if (Ra < 0) {
   Rt = 0;
} else {
   Rt = Ra;
}</pre>
```

**Exceptions:** None

Privilege level: All



## 9.3.8. CLIPS (Clip Value Signed)

**Type:** 32-bit Performance Extension

Forn	nat:	Off	icial								
31	30	25 24	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	R	a	imr	n5u	00	000		IPS 0100

Syntax: CLIPS Rt, Ra, imm5u

**Purpose:** Limit the signed integer of a register into a signed range.

**Description:** This instruction limits the signed integer stored in Ra into a signed integer range between 2^{imm5u}-1 and -2^{imm5u}, then writes the limited result to Rt. For example, if imm5u is 3, the result should be between 7 and -8.

# **Operations:**

**Exceptions:** None

Privilege level: All



## 9.3.9. CLO (Count Leading Ones)

**Type:** 32-bit Performance Extension

Form	at:	0.	ffic	ial						
31	30	25	24	20	19	15	14	6	5	0
0	ALU_ 10000		R	t	R	a	00000	00000		LO 0110

Syntax: CLO Rt, Ra

**Purpose:** Count the number of successive ones from the most significant bit of a general register.

**Description:** Starting from the most significant bit (bit 31) of Ra, this instruction counts the number of successive ones and writes the result to Rt. For example, if bit 31 of Ra is 0, the result is 0; if Ra has a value of 0xFFFFFFFF, the result should be 32.

# **Operations:**

```
cnt = 0;
for (i = 31 to 0) {
    if (Ra(i) == 0) {
        break;
    } else {
        cnt = cnt + 1;
    }
}
Rt = cnt;
```

**Exceptions:** None

Privilege level: All



# 9.3.10. CLZ (Count Leading Zeros)

**Type:** 32-bit Performance Extension

Form	at:	O.	fficial						
31	30	25	24 20	19	15	14	6	5	0
0	ALU_ 10000		Rt	F	Ra	0000	00000		LZ 0111

Syntax: CLZ Rt, Ra

**Purpose:** Count the number of successive zeros from the most significant bit of a general register.

**Description:** Starting from the most significant bit (bit 31) of Ra, this instruction counts the number of successive zeros and writes the result to Rt. For example, if bit 31 of Ra is 1, the result is 0; if Ra has a value of 0, the result should be 32.

# **Operations:**

```
cnt = 0;
for (i = 31 to 0) {
    if (Ra(i) == 1) {
        break;
    } else {
        cnt = cnt + 1;
    }
}
Rt = cnt;
```

**Exceptions:** None

Privilege level: All



### 9.3.11. MAX (Maximum)

**Type:** 32-bit Performance Extension

Form	at:	0	fficial								
31	30	25	24 220	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	R	a	F	₹b	00	000		AX 0000

Syntax: MAX Rt, Ra, Rb

**Purpose:** Get the larger value from the contents of two general registers.

**Description:** This instruction compares two signed integers stored in Ra and Rb, picks the larger value as the result, and writes the result to Rt.

# **Operations:**

```
if (Ra >= Rb) {
   Rt = Ra;
} else {
   Rt = Rb;
}
```

**Exceptions:** None

Privilege level: All



### 9.3.12. MIN (Minimum)

**Type:** 32-bit Performance Extension

Forn	nat:	Official								
31	30	25 24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001	Rt		Ra	F	₿b	00	000		IIN 0001

Syntax: MIN Rt, Ra, Rb

**Purpose:** Get the smaller value from the contents of two general registers.

**Description:** This instruction compares two signed integers stored in Ra and Rb, picks the smaller value as the result, and writes the result to Rt.

# **Operations:**

```
if (Ra >= Rb) {
   Rt = Rb;
} else {
   Rt = Ra;
}
```

**Exceptions:** None

Privilege level: All



### 9.4. 32-bit Performance Extension Version 2 Instructions

#### 9.4.1. BSE (Bit Stream Extraction)

**Type:** 32-bit Performance Extension Version 2

Release

**Format:** 

31	30	25	24	20	19	15	14	10	9	6	5	0
	ALU	J_2	Г	) ₊	D	20	Б	9h	00	00	В	SE
	100001		r	Rt		Ra		Rb		UU	001100	

Syntax: BSE Rt, Ra, Rb

**Purpose:** Extract a number of bits from a register for bit stream extraction.

### **Description:**

This instruction extracts a number of bits (1 to 32) from register Ra into lower bits of register Rt. If Rb(30), acted as an "underflow" flag, is 0, the instruction fills the non-occupied bits in Rt with 0; otherwise, it does nothing to these bits. The number of bits extracted is specified in Rb(12,8)+1, and the *distance* between Ra(31) and the starting MSB bit position of the extracted bits in Ra is specified in Rb(4,0). After the bits are extracted, Rb(4,0) is incremented to be the *distance* between Ra(31) and the (LSB-1) bit position of the just extracted bits in Ra, making successive BSE extractions flowing from bit-31 to bit-0 in Ra. You can view Rb(4,0) as the number of bits that has already been extracted from Ra starting from Ra(31).

Although the instruction does nothing to the non-occupied bits in Rt if Rb(30) is equal to 1, it updates the Rb(12,8) with Rb(20,16) which should contain the old Rb(12,8) before the underflow condition. (Please see description below.)

The extraction operation with Rb(30) equal to 0 is illustrated in Figure 3 and with Rb(30) eaual to 1 is illustrated in Figure 4.



If the sum of Rb(4,0) (=N) and Rb(12,8) (=M) is equal to 31, this instruction will extract all remaining M+1 bits in Ra and set Rb(5,0) to 0x20 in preparation for the next bit stream BSE extraction. In addition, Rb(31), acted as a bitstream register "refill" flag, will be set to 1. This is illustrated in Figure 5. Note that setting Rb(5) to 1 can re-adjust the Rb(4,0) if some bits that have been extracted are re-extracted again.

If the sum of Rb(4,0) (=N) and Rb(12,8) (=M) is greater than 31, this instruction will extract all remaining 32-N bits in Ra to Rt(M,M+N-31) and fill Rt(M+N-32,0) with 0. In this case, it will set Rb(5,0) to 0x20 and Rb(12,8) to M+N-32 in preparation for the next bit stream BSE extraction. In addition, Rb(31), acted as a bitstream register "refill" flag, will be set to 1, and Rb(30), acted as an "underflow" flag, will also be set to 1 indicating that not all required bits are extracted; the old Rb(12,8) will be saved in Rb(20,16) for recovery after the underflow processing. This is illustrated in Figure 6.

If register number Rt is equal to register number Rb, an UNPREDICTABLE result will be written to the register for this instruction is intened to write different data to different Rt and Rb registers.




Figure 3. Basic BSE Operation with Rb(30) == 0






Figure 4. Basic BSE Operation with Rb(30) == 1




Figure 5. BSE Operation Extracting All Remaining Bits with Rb(30) == 0






Figure 6. BSE Operation with the "Underflow" Condition with Rb(30) == 0

### **Operations:**

```
M = Rb[12:8];
if (Rb[30] == 0) {
  Len = M + 1;
  Rt[31:Len] = 0;
}
N = Rb[4:0];
D = M + N;
Rb[7:5] = 1;
                             // normal condition
if (31 > D) {
  Rb[4:0] = D + 1;
  Rb[31] = 0;
  Rt[M: 0] = Ra[31-N: 31-N-M];
  if (Rb[30] == 1) {
     Rb[12:8] = Rb[20:16];
     Rb[15:13] = 0;
  Rb[30] = 0;
else if (31 == D) {
                            // empty condition
  Rb[4:0] = 0;
  Rb[30] = 0;
  Rb[31] = 1;
  Rt[M: 0] = Ra[M: 0];
```



**Exceptions:** None

Privilege level: All;

#### Note:

- (1) You can use several baseline instructions to perform a normal multiple-bit extraction like below:
  - R4 is the bit stream register (i.e. Ra).
  - R2 is the number of bits to be extracted (i.e. Rb(12,8)+1).
  - R1 is the distance from MSB of the bit stream register to the starting bit position of the extraction (i.e. Rb(4,0)).

```
sll r3, r4, r1 // squeez out msb
subri r5, r2, 32 // calculate lsb squeeze count
srl r3, r3, r5 // squeeze out lsb
add r1, r1, r2 // move pointer to starting bit
```

So this instruction saves at least 3 instructions when compared to a normal extraction flow.

Following is an example of Huffman decoding loop code using the BSE instruction:

```
LW Ra, [BitStream], 4 # load 32b from BitStream
L1: Prepare Rb
L2: BSE Rt, Ra, Rb
BGTZ Rb, LOOKUP # branch if no refill
LW Ra, [BitStream], 4 # load 32b from BitStream
```



```
BTST Rk, Rb, 30 # 1 if underflow
BNEZ Rk, L2 # branch if underflow
LOOKUP: Load Huffman table with index Rt
If end of code word {
Get the decoded data
Re-adjust Rb(4,0) if necessary
}
Adjust Rb(12,8) if necessary
```

- (2) You can use BSP instructions to update the Rb(12,8) and Rb(4,0) values.
- (3) You can use basic addition and subtraction to adjust Rb(4,0) value.



#### 9.4.2. BSP (Bit Stream Packing)

**Type:** 32-bit Performance Extension Version 2

Forn	nat:	C	official								
31	30	25 R	24 20	19	15	14	10	9	6	5	0
0	ALU	J_2	D+	E	la .	Г	₽b	00	00	В	SP
	100	100001	Rt	N	ld	r	CD	00	00	001101	

Syntax: BSP Rt, Ra, Rb

**Purpose:** Insert a number of bits to a register for bit stream packing.

#### **Description:**

This instruction inserts a number of bits (1 to 32) from lower bits of register Ra (LSB side) into register Rt. The number of bits inserted is specified in Rb(12,8)+1, and the *distance* from Rt(31) to the MSB bit position of the inserted bits in Rt is specified in Rb(4,0). After the bits are inserted, Rb(4,0) is incremented to be the *distance* from Rt(31) to the (LSB-1) bit position of the just inserted bits in Rt, making successive BSP insertions flowing from bit-31 to bit-0 in Rt. This is illustrated in Figure 7.

If the sum of Rb(4,0) (=N) and Rb(12,8) (=M) is smaller than 31 and the Rb(30) is 1, it indicats that a previous BSP operation is "overflowed." In this case, in addition to the usual packing operation, this instruction updates Rb(12,8) with Rb(20,16) which stores the original packing length before the overflow condition. (See description below.) This is illustrated in Figure 8.

If the sum of Rb(4,0) (=N) and Rb(12,8) (=M) is equal to 31, this instruction will insert all M+1 bits in Ra to Rt, fill up all bits in Rt, and set Rb(5,0) to 0x20 in preparation for the next bit stream BSP packing operation. In addition, Rb(31), acted as a bitstream register "output" flag, will be set to 1. This is illustrated in Figure 9.



If the sum of Rb(4,0) (=N) and Rb(12,8) (=M) is greater than 31, the remaining number of bits in Rt is not enough to accommodate the number of bits needed for packing in Ra. In this case, this instruction will only insert 32-N bits from Ra to Rt and leave the remaining M+N-31 bits in Ra to be inserted in the next BSP instruction. It will set Rb(5,0) to 0x20 and Rb(12,8) to M+N-32 in preparation for the next bit stream BSP packing operation. In addition, Rb(31), acted as a bitstream register "output" flag, will be set to 1, and R(30), acted as an "overflow" flag, will also be set to 1 indicating that not all required bits are packed; the old Rb(12,8) will be saved in Rb(20,16) for recovery after the overflow condition has been resolved. This is illustrated in Figure 10.

If register number Rt is equal to register number Rb, an UNPREDICTABLE result will be written to the register since this instruction is intened to write different data to different Rt and Rb registers.




Figure 7. Basic BSP Operation






Figure 8. BSP Operation with Rb(30) == 1




Figure 9. BSP Operation Filling up Rt.






Figure 10. BSP Operation with the "Overflow" Condition.

#### **Operations:**

```
M = Rb[12:8];
N = Rb[4:0];
D = M + N;
Rb[7:5] = 1;
if (31 > D) {
                            // normal condition
  Rb[4:0] = D + 1;
  Rb[31] = 0;
  Rt[31-N: 31-N-M] = Ra[M: 0];
  if (Rb[30] == 1) {
     Rb[12:8] = Rb[20:16];
     Rb[15:13] = 0;
  }
  Rb[30] = 0;
} else if (31 == D) { // full condition
  Rb[4:0] = 0;
  Rb[30] = 0;
  Rb[31] = 1;
  Rt[M: 0] = Ra[M: 0];
} else if (31 < D) {
                         // overflow condition
  Rb[20:16] = M;
  Rb[12:8] = D - 32;
  Rb[4:0] = 0;
```



```
Rb[30] = 1;
Rb[31] = 1;
Rt[31-N:0] = Ra[M: M+N-31];
}
```

Exceptions: None Official

Privilege level: All Release

#### **Note:**

- (1) You can use several baseline instructions to perform a normal multiple-bit packing operation like below:
  - R4 contains the bits for packing (i.e. Ra).
  - R5 is the bit stream register (i.e. Rt)
  - R2 contains the number of bits for packing (i.e. Rb(12,8)+1).
  - R1 is the distance from MSB of the bit stream register to the starting bit position of the packing operation (i.e. Rb(4,0)).

```
subri r3, r2, 32
sll r3, r4, r3
srl r3, r3, r1
or r5, r5, r3
```

So this instruction saves at least 3 instructions when compared to a normal bit-packing flow.

Following is an example of Huffman encoding loop code using the BSP instruction:

```
L1: Prepare Rb
Prepare code word in Ra

L2: BSP Rt, Ra, Rb
BGTZ Rb, L1 # branch if no output
SW Rt, [BitStream], 4 # store 32b to BitStream
BTST Rt, Rb, 30 # 1 if overflow
BNEZ Rt, L2
J L1
```

- (2) You can use BSP instructions to update the Rb(12,8) and Rb(4,0) values.
- (3) You can use basic addition and subtraction to adjust Rb(4,0) value.



## 9.4.3. PBSAD (Parallel Byte Sum of Absolute Difference)

**Type:** 32-bit Performance Extension Version 2

Forn	nat:		Offici	al							
31	30	25	24 20	19	15	14	10	9	5	4	0
0	SIN	/ID	Rt		Ra	D	b	000	000	PBS	SAD
U	1110	000	Kt		IV.a	IX	,D	000	<i>,</i>	000	000

Syntax: PBSAD Rt, Ra, Rb

**Purpose:** Calculate the sum of absolute difference of four unsigned 8-bit data elements.

**Description:** This instruction substracts the four un-signed 8-bit elements of Ra from those of Rb. It adds the absolute value of each difference together and writes the result to Rt.

# **Operations:**

```
a(7,0) = ABS(Ra(7,0) - Rb(7,0));
b(7,0) = ABS(Ra(15,8) - Rb(15,8));
c(7,0) = ABS(Ra(23,16) - Rb(23,16));
d(7,0) = ABS(Ra(31,24) - Rb(31,24));
Rt = a(7,0) + b(7,0) + c(7,0) + d(7,0);
```

**Exceptions:** None

Privilege level: All



### 9.4.4. PBSADA (Parallel Byte Sum of Absolute Difference Accum)

**Type:** 32-bit Performance Extension Version 2

Forn	nat:		Offici	al							
31	30	25	24 20	<u>19</u>	15	14	10	9	5	4	0
0	SIM	D	Rt		Ra	R	h	000	000	PBS	ADA
	11100	00	ICC		ıca	Rb		000	,000	000	001

Syntax: PBSADA Rt, Ra, Rb

**Purpose:** Calculate the sum of absolute difference of four unsigned 8-bit data elements and accumulate it into a register.

**Description:** This instruction substracts the four un-signed 8-bit elements of Ra from those of Rb. It adds the absolute value of each difference together along with the content of Rt and writes the accumulated result back to Rt.

## **Operations:**

```
a(7, 0) = ABS(Ra(7, 0) - Rb(7, 0));

b(7, 0) = ABS(Ra(15, 8) - Rb(15, 8));

c(7, 0) = ABS(Ra(23, 16) - Rb(23, 16));

d(7, 0) = ABS(Ra(31, 24) - Rb(31, 24));

Rt = Rt + a(7, 0) + b(7, 0) + c(7, 0) + d(7, 0);
```

**Exceptions:** None

Privilege level: All



#### 9.5. 32-bit STRING Extension Instructions

Release



**Type:** 32-bit STRING Extension

#### **Format:**

31	30 25	24	20	19	15	14	10	9	7	6	0
0	ALU_2 100001	Rt		R	a		Rb	00	00		FFB 01110

**Syntax:** FFB Rt, Ra, Rb

**Purpose:** Find the first byte in a word that matches a value in a register.

**Description:** This instruction matches each byte in Ra with the value in Rb(7,0). If any matching byte is found, this instruction writes a non-zero position indication of the first matching byte based on the current data endian (PSW.BE) mode to Rt; if no matching byte is found, it writes a zero to Rt.

### **Operations:**

```
Match1 = (Ra(7,0) == Rb(7,0));
Match2 = (Ra(15,8) == Rb(7,0));
Match3 = (Ra(23,16) == Rb(7,0));
Match4 = (Ra(31,24) == Rb(7,0));
found = Match1 || Match2 || Match3 || Match4;
If (!found) {
   Rt = 0;
} else if (PSW.BE == 0) {
   If (Match1) {
     Rt = -4;
} else if (Match2) {
     Rt = -3;
} else if (Match3) {
```



**Exceptions:** None

Privilege level: All



#### 9.5.2. FFBI (Find First Byte Immediate)

**Type:** 32-bit STRING Extension

Forn	ıat:	C	Official							
31	30	25	24 20	19	15	14		7	6	0
0	ALU_2 100001		Rt		Ra		imm8			FBI 01110

**Syntax:** FFBI Rt, Ra, imm8

**Purpose:** Find the first byte in a word that matches a constant.

**Description:** This instruction matches each byte in Ra with the constant imm8. If any matching byte is found, the instruction writes a non-zero position indication of the first matching byte based on the current data endian (PSW.BE) mode to Rt; if no matching byte is found, it writes a zero to Rt.

### **Operations:**

```
Match1 = (Ra(7,0) == i mm8);
Match2 = (Ra(15,8) == i mm8);
Match3 = (Ra(23,16) == i mm8);
Match4 = (Ra(31,24) == i mm8);
found = Match1 || Match2 || Match3 || Match4;
If (!found) {
   Rt = 0;
} else if (PSW.BE == 0) {
   If (Match1) {
      Rt = -4;
   } else if (Match2) {
      Rt = -3;
   } else if (Match3) {
      Rt = -2;
   } else {
```



```
Rt = -1;
}
} else { // PSW. BE == 1
   If (Match4) {
     Rt = -4;
} else if (Match3) {
     Rt = -3;
} else if (Match2) {
     Rt = -2;
} else {
     Rt = -1;
}
```


**Exceptions:** None

Privilege level: All



#### 9.5.3. FFMISM (Find First Mis-match)

**Type:** 32-bit STRING Extension



Syntax: FFMISM Rt, Ra, Rb

**Purpose:** Find the first byte in a word that fails a 32-bit word comparison.

**Description:** This instruction matches each byte in Ra with each corresponding byte in Rb. If any mis-matching byte is found, the instruction writes a non-zero position indication of the first mis-matching byte based on the current data endian (PSW.BE) mode to Rt; if no mis-matching byte is found, it writes a zero to Rt.

#### **Operations:**

```
Mi sM1 = (Ra(7,0) != Rb(7,0));
Mi sM2 = (Ra(15,8) != Rb(15,8));
Mi sM3 = (Ra(23,16) != Rb(23,16));
Mi sM4 = (Ra(31,24) != Rb(31,24));
found = Mi sM1 || Mi sM2 || Mi sM3 || Mi sM4;
If (!found) {
   Rt = 0;
} else if (PSW.BE == 0) {
   If (Mi sM1) {
     Rt = -4;
} else if (Mi sM2) {
     Rt = -3;
} else if (Mi sM3) {
     Rt = -2;
} else {
```



```
Rt = -1;
}
} else { // PSW. BE == 1
   If (MisM4) {
     Rt = -4;
} else if (MisM3) {
     Rt = -3;
} else if (MisM2) {
     Rt = -2;
} else {
     Rt = -1;
}
```

**Exceptions:** None

Privilege level: All



#### 9.5.4. FLMISM (Find Last Mis-match)

**Type:** 32-bit STRING Extension

Format:		Official								
31	30	25 24 20	19	15	14	10	9	7	6	0
0	ALU_2 100001	Rt		Ra		Rb	00	00		MISM 01111

Syntax: FLMISM Rt, Ra, Rb

**Purpose:** Find the last byte in a word that fails a 32-bit word comparison.

**Description:** This instruction matches each byte in Ra with each corresponding byte in Rb. If any mis-matching byte is found, the instruction writes a non-zero position indication of the last mis-matching byte based on the current data endian (PSW.BE) mode to Rt; if no mis-matching byte is found, it writes a zero to Rt.

## **Operations:**

```
Mi sM1 = (Ra(7,0) != Rb(7,0));
Mi sM2 = (Ra(15,8) != Rb(15,8));
Mi sM3 = (Ra(23,16) != Rb(23,16));
Mi sM4 = (Ra(31,24) != Rb(31,24));
found = Mi sM1 || Mi sM2 || Mi sM3 || Mi sM4;
If (!found) {
   Rt = 0;
} else if (PSW.BE == 0) {
   If (Mi sM4) {
     Rt = -1;
} else if (Mi sM3) {
     Rt = -2;
} else if (Mi sM2) {
     Rt = -3;
} else {
```



```
Rt = -4;
}
} else { // PSW. BE == 1
   If (MisM1) {
      Rt = -1;
   } else if (MisM2) {
      Rt = -2;
   } else if (MisM3) {
      Rt = -3;
   } else {
      Rt = -4;
   }
}
```

**Exceptions:** None

Privilege level: All



### 9.6. 16-bit Baseline V1 Instructions

9.6.1. ADD (Add Register)

Type: 16-bit Baseline

Release

**Format:** 

**ADD333** 

15	14	9	8	6	5	3	2	0	
1	ADD333		п	Rt3		Ra3		Rb3	
	001100		K						

A	DD	45
---	----	----

15	14	9	8	5	4	0	
1	ADD45		D	Rt4		DLE	
	000100		K			Rb5	

Syntax: ADD333 Rt3, Ra3, Rb3

ADD45 Rt4, Rb5

**32-bit Equivalent:** ADD 3T5(Rt3), 3T5(Ra3), 3T5(Rb3) // ADD333

ADD 4T5(Rt4), 4T5(Rt4), Rb5 // ADD45

**Purpose:** Add the contents of two registers.

**Description:** For ADD333, the instruction adds the contents of Ra3 and Rb3, then writes the result to Rt3; for ADD45, it adds the contents of Rt4 and Rb5, then writes the result to the source register Rt4.

# **Operations:**

Rt3 = Ra3 + Rb3; // ADD333 Rt4 = Rt4 + Rb5; // ADD45



**Exceptions:** None

Privilege level: All





### 9.6.2. ADDI (Add Immediate)

**Type:** 16-bit Baseline

Format:	Official	AI	DDI333						
15	1Release)		8	6	5	3		2 0	
1	ADDI333 001110		Rt3			Ra3		imm3u	
_									
ADDI45									
15	14 9		8		5		4	0	
1	ADDI45		Rt4		imm5u		imm5u		
	000110				miniju				

Syntax: ADDI333 Rt3, Ra3, imm3u

ADDI45 Rt4, imm5u

**32-bit Equivalent:** ADDI 3T5(Rt3), 3T5(Ra3), ZE(imm3u)// ADDI333

ADDI 4T5(Rt4), 4T5(Rt4), ZE(imm5u) // ADDI45

**Purpose:** Add a zero-extended immediate to the content of a register.

**Description:** For ADDI333, this instruction adds the zero-extended 3-bit immediate "imm3u" to the content of Ra3, then writes the result to Rt3; for ADDI45, it adds the zero-extended 5-bit immediate to the content of Rt4. then writes the result to the source register Rt4.

## **Operations:**

Rt3 = Ra3 + ZE(imm3u); // ADDI 333 Rt4 = Rt4 + ZE(imm5u); // ADDI 45


**Exceptions:** None

Privilege level: All



### 9.6.3. BEQS38 (Branch on Equal Implied R5)

**Type:** 16-bit Baseline



Syntax: BEQS38 Rt3, imm8s

**32-bit Equivalent:** BEQ 3T5(Rt3), R5, SE(imm8s) (next sequential PC = PC + 2)

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with that of the implied register R5.

**Description:** If the content of the implied register R5 is equal to that of Rt3 (#Rt3 != 5), this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

## **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
If (R5 == Rt3) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



#### 9.6.4. BEQZ38 (Branch on Equal Zero)

**Type:** 16-bit Baseline



Syntax: BEQZ38 Rt3, imm8s

**32-bit Equivalent:** BEQZ 3T5(Rt3), SE(imm8s) (next sequential PC = PC + 2)

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

**Description:** If the content of Rt3 is equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

#### **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
If (Rt3 == 0) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



#### 9.6.5. BEQZS8 (Branch on Equal Zero Implied R15)

**Type:** 16-bit Baseline



Syntax: BEQZS8 imm8s

**32-bit Equivalent:** BEQZ R15, SE(imm8s) (next sequential PC = PC + 2)

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of R15 with zero.

**Description:** If the content of R15 is equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

### **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
If (R15 == 0) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



#### 9.6.6. BNES38 (Branch on Not Equal Implied R5)

**Type:** 16-bit Baseline



Syntax: BNES38 Rt3, imm8s

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with that of the implied register R5.

**Description:** If the content of the implied register R5 is not equal to that of Rt3 (#Rt3 != 5), this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

### **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
If (R5 != Rt3) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



# 9.6.7. BNEZ38 (Branch on Not Equal Zero)

**Type:** 16-bit Baseline



Syntax: BNEZ38 Rt3, imm8s

**32-bit Equivalent:** BNEZ 3T5(Rt3), SE(imm8s) (next sequential PC = PC + 2)

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with zero.

**Description:** If the content of Rt3 is not equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

### **Operations:**

```
TAddr = PC + Si gn_Extend(i mm8s << 1);
If (Rt3 != 0) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



# 9.6.8. BNEZS8 (Branch on Not Equal Zero Implied R15)

**Type:** 16-bit Baseline



Syntax: BNEZS8 imm8s

**32-bit Equivalent:** BNEZ R15, SE(imm8s) (next sequential PC = PC + 2)

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of R15 with zero.

**Description:** If the content of R15 is not equal to zero, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

### **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
If (R15 != 0) {
   PC = TAddr;
}</pre>
```


**Exceptions:** None

Privilege level: All



# 9.6.9. BREAK16 (Breakpoint)

**Type:** 16-bit Baseline



Syntax: BREAK16 SWID9

**32-bit Equivalent:** BREAK ZE(SWID9)

**Purpose:** Generate a Breakpoint exception.

**Description:** This instruction unconditionally generates a Breakpoint exception and transfers control to the Breakpoint exception handler. Software uses the 9-bit SWID of the instruction as a parameter to distinguish different breakpoint features and usages.

# **Operations:**

Generate_Exception(Breakpoint);


**Exceptions:** Breakpoint

Privilege level: All



### 9.6.10. J8 (Jump Immediate)

**Type:** 16-bit Baseline



Syntax: J8 imm8s

**32-bit Equivalent:** J SE(imm8s)

Purpose: Perform unconditional PC-relative branching.

**Description:** This instruction jumps unconditionally to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

# **Operations:**

```
TAddr = PC + Sign_Extend(imm8s << 1);
PC = TAddr;</pre>
```

**Exceptions:** None


Privilege level: All

**Note:** The assembled/disassembled instruction format displayed by tools may be different from the encoding syntax shown here. Please consult "Andes Programming Guide" to get the correct meaning of the displayed syntax.



# 9.6.11. JR5 (Jump Register)

**Type:** 16-bit Baseline



Syntax: JR5 Rb5

**32-bit Equivalent:** JR Rb5

**Purpose:** Unconditionally branch to an address stored in a general register.

**Description:** This instruction jumps unconditionally to the target address stored in the register Rb5.

# **Operations:**


**Exceptions:** Branch target alignment

Privilege level: All



# 9.6.12. JRAL5 (Jump Register and Link)

**Type:** 16-bit Baseline



Syntax: JRAL5 Rb5

**32-bit Equivalent:** JRAL Rb5

(R30 = PC + 2)

**Purpose:** Unconditionally branch to a function entry point.

**Description:** This instruction jumps unconditionally to the target address stored in the register Rb5 and writes the next sequential address (PC + 2) of the current instruction to R30.

# **Operations:**


**Exceptions:** Branch target alignment

Privilege level: All



### 9.6.13. LBI333 (Load Byte Immediate Unsigned)

**Type:** 16-bit Baseline



**Syntax:** LBI333 Rt3, [Ra3, imm3u]

**32-bit Equivalent:** LBI 3T5(Rt3), [3T5(Ra3), ZE(imm3u)]

**Purpose:** Load a zero-extended 8-bit byte from memory into a general register.

**Description:** This instruction loads a byte from the memory address specified by adding the content of Ra3 and the zero-extended imm3u value. It zero-extends the loaded byte to the width of the general register and then writes the result to Rt3.

# **Operations:**

```
VAddr = Ra3 + Zero_Extend(imm3u);
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
   Bdata(7,0) = Load_Memory(PAddr, BYTE, Attributes);
   Rt3 = Zero_Extend(Bdata(7,0));
} else {
   Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



### 9.6.14. LHI333 (Load Halfword Immediate Unsigned)

**Type:** 16-bit Baseline

Forma	t:	Offic	cial					
15	14	RALE	35e ⁸	6	5	3	2	0
1		11333 0010	R	Rt3	R	a3	imm	ı3u

**Syntax:** LHI333 Rt3, [Ra3 + (imm3u << 1)]

**32-bit Equivalent:** LHI 3T5(Rt3), [3T5(Ra3) + ZE((imm3u << 1))] (imm3u is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a zero-extended 16-bit halfword from memory into a general register.

### **Description:**

This instruction loads a halfword from the memory address specified by adding the content of Ra3 and the zero-extended (imm3u << 1) value. It zero-extends the loaded halfword to the width of the general register and then writes the result into Rt3. Note that imm3u is a halfword-aligned offset.

The memory address has to be halfword-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
VAddr = Ra3 + Zero_Extend((imm3u << 1));
if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {</pre>
```



```
Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
Rt3 = Zero_Extend(Hdata(15,0));
} else {
   Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



### 9.6.15. LWI333 (Load Word Immediate)

**Type:** 16-bit Baseline

Forma	ıt:	Offic		LWI33	33				
15	14	Reje	ase)	6	5	3	2	0	
1		LWI333 010000		3	R	a3	imm3u		
				LWI333	3.bi				
15	14	9	8	6	5	3	2	0	
1		/I333.bi 10001	Rt	3	R	a3	imn	n3u	

**Syntax:** LWI333 Rt3, [Ra3 + (imm3u << 2)]

 $LWI333.bi \quad Rt3, [Ra3], (imm3u << 2)$ 

**32-bit Equivalent:** LWI 3T5(Rt3), [3T5(Ra3) + ZE(imm3u << 2)]

LWI.bi 3T5(Rt3), [3T5(Ra3)], ZE(imm3u << 2)

(imm3u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a 32-bit word from memory into a general register.

# **Description:**

This instruction loads a word from memory into the general register Rt3. There are two different forms to specify the memory address: the regular form uses Ra3 + ZE(imm3u << 2) as its memory address while the .bi form uses Ra3. For the .bi form, the Ra3 register is updated with the Ra3 + ZE(imm3u << 2) value after the memory load operation.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.



#### **Operations:**

```
Addr = Ra3 + Zero Extend((imm3u << 2));
If (.bi form) {
  Vaddr = Ra3;
} else { Official
  Vaddr = Addr;
if (!Word_Aligned(Vaddr)) {
  Generate_Exception(Data_alignment_check);
(PAddr, Attributes) = Address Translation(Vaddr, PSW. DT);
Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
  Wdata(31, 0) = Load_Memory(PAddr, WORD, Attributes);
  Rt3 = Wdata(31, 0);
  If (.bi form) { Ra3 = Addr; }
} else {
  Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



### 9.6.16. LWI37 (Load Word Immediate with Implied FP)

**Type:** 16-bit Baseline

Format:		Offic	cial				
15	14	11	10	8	7	6	0
1		W137	Ri	t3	LWI37 0	imr	n7u

**Syntax:** LWI37 Rt3, [FP + (imm7u << 2)]

**32-bit Equivalent:** LWI 3T5(Rt3), [FP + ZE(imm7u << 2)]

(imm7u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a 32-bit word from memory into a general register.

#### **Description:**

This instruction loads a word from memory into the general register Rt3. The memory address is specified by adding the implied FP (i.e. R28) register and the zero-extended (imm7u << 2) value. Note that the imm7u is a word-aligned offset.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
VAddr = FP (i.e. R28) + Zero_Extend(imm7u << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt3 = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}</pre>
```






**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

Privilege level: All Official Release



### 9.6.17. LWI450 (Load Word Immediate)

**Type:** 16-bit Baseline



**Syntax:** LWI450 Rt4, [Ra5]

**32-bit Equivalent:** LWI 4T5(Rt4), [Ra5 + 0]

**Purpose:** Load a 32-bit word from memory into a general register.

### **Description:**

This instruction loads a word from memory into the general register Rt4. The memory address is specified in Ra5.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
VAddr = Ra5;
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt4 = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All Official Release



# 9.6.18. MOV55 (Move Register)

**Type:** 16-bit Baseline

Format	Official				
15	¹⁴ Releaste	9	5	4	0
1	MOV55 00000	R	et5	Ra	n5

Syntax: MOV55 Rt5, Ra5

**32-bit Equivalent:** ADDI/ORI Rt5, Ra5, 0

**Purpose:** Move contents between general-purpose registers.

**Description:** This instruction moves the content of Ra5 into Rt5.

# **Operations:**

$$Rt5 = Ra5;$$

**Exceptions:** None

Privilege level: All



# 9.6.19. MOVI55 (Move Immediate)

**Type:** 16-bit Baseline

Format	Official				
15	¹⁴ Releas ¹⁰	9	5	4	0
1	MOVI55 00001	R	t5	imn	n5s

Syntax: MOVI55 Rt5, imm5s

**32-bit Equivalent:** MOVI Rt5, SE(imm5s)

**Purpose:** Move a sign-extended immediate into a general-purpose register.

**Description:** This instruction moves the sign-extended 5-bit immediate "imm5s" into Rt5.

# **Operations:**

**Exceptions:** None

Privilege level: All



# 9.6.20. NOP16 (No Operation)

**Type:** 16-bit Baseline

Format:	Official				
15	¹⁴ Release ⁹	8	5	4	0
1	SRLI45	NC	P16	NO	P16
1	001001	00	000	000	000

Syntax: NOP16

(SRLI45 R0, 0)

**32-bit Equivalent:** NOP

(SRL R0, R0, 0)

**Purpose:** Perform no operation. It may align program code for any specific purpose.

 $\textbf{Description:} \ This \ instruction \ is \ a liased \ to \ "SRLI45" \quad R0, \ 0" \ instruction \ in \ hardware.$ 

# **Operations:**

None


**Exceptions:** None

Privilege level: All



### 9.6.21. RET5 (Return from Register)

**Type:** 16-bit Baseline



Syntax: RET5 Rb5

32-bit Equivalent: RET Rb5

**Purpose:** Make an unconditional function call return to an address stored in a general register.

**Description:** This instruction jumps unconditionally to the target address stored in the register Rb5. Note that the architecture behavior of this instruction is the same as that of the JR5 instruction. Even so, software uses this instruction instead of JR5 for function call return. This facilitates software to distinguish the two different usages and is helpful in call stack backtracing applications. Distinguishing a function return jump from a regular jump also helps implementation performance (e.g. return address prediction).

# **Operations:**

TAddr = Rb5; PC = TAddr;


**Exceptions:** Branch target alignment

Privilege level: All



### 9.6.22. SBI333 (Store Byte Immediate)

**Type:** 16-bit Baseline



**Syntax:** SBI333 Rt3, [Ra3 + imm3u]

**32-bit Equivalent:** SBI 3T5(Rt3), [3T5(Ra3) + ZE(imm3u)]

**Purpose:** Store an 8-bit byte from a general register into a memory location.

**Description:** This instruction stores the least-significant 8-bit byte in the general register Rt3 to the memory location whose address is specified by adding the content of Ra3 and the zero-extended imm3u value.

# **Operations:**

```
VAddr = Ra3 + Zero_Extend(imm3u);
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
   Store_Memory(PAddr, BYTE, Attributes, Rt3(7,0));
} else {
   Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



# 9.6.23. SEB33 (Sign Extend Byte)

**Type:** 16-bit Baseline

Format	: <b>:</b>	Official						
15	14	Release	8	6	5	3	2	0
1		BFMI333	D	+0	Da	. 2	SEI	333
1		001011	ĸ	t3	Ra	13	01	.0

Syntax: SEB33 Rt3, Ra3

**32-bit Equivalent:** SEB 3T5(Rt3), 3T5(Ra3)

**Purpose:** Sign-extend the least-significant byte of Ra3 and write the result to Rt3.

**Description:** This instruction sign-extends the least-significant byte of Ra3 to the width of a general register and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Sign_Extend(Ra3(7, 0));$$

**Exceptions:** None

Privilege level: All



# 9.6.24. SEH33 (Sign Extend Halfword)

**Type:** 16-bit Baseline

Format	:	Official						
15	14	Release	8	6	5	3	2	0
1		BFMI333	D	tt3	Ra	.2	SEI	H33
1		001011	N	.13	ι .	10	0:	11

Syntax: SEH33 Rt3, Ra3

32-bit Equivalent: SEH 3T5(Rt3), 3T5(Ra3)

Purpose: Sign-extend the least-significant halfword of Ra3 and write the result to Rt3.

**Description:** This instruction sign-extends the least-significant halfword of Ra3 to the width of a general register and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Sign_Extend(Ra3(15, 0));$$

**Exceptions:** None

Privilege level: All



#### 9.6.25. SHI333 (Store Halfword Immediate)

**Type:** 16-bit Baseline

Forma	ıt:	Offic	cial					
15	14	9	8	6	5	3	2	0
1		1333 E E 0110	ase _F	Rt3	I	Ra3	in	nm3u

**Syntax:** SHI333 Rt3, [Ra3 + (imm3u << 1)]

**32-bit Equivalent:** SHI 3T5(Rt3), [3T5(Ra3) + ZE(imm3u << 1)] (imm3u is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 16-bit halfword from a general register into a memory location.

### **Description:**

This instruction stores the least-significant 16-bit halfword in the general register Rt3 to the memory location whose address is specified by adding the content of Ra3 with the zero-extended (imm3u << 1) value. Note that imm3u is a halfword-aligned offset.

The memory address has to be halfword-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

### **Operations:**

```
VAddr = Ra3 + Zero_Extend(imm3u << 1);
if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, HALFWORD, Attributes, Rt3(15,0));
} else {
    Generate_Exception(Excep_status);
}</pre>
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All Official Release



# 9.6.26. SLLI333 (Shift Left Logical Immediate)

**Type:** 16-bit Baseline

Format:	Official							
15	¹⁴ Release ⁹	8	6	5	3	2	0	
1	SLLI333 001010	R	t3		Ra3	iı	mm3u	

Syntax: SLLI333 Rt3, Ra3, imm3u

32-bit Equivalent: SLLI 3T5(Rt3), 3T5(Ra3), ZE(imm3u)

**Purpose:** Left-shift a register content to a fixed number of bits in the range of 0 to 7.

**Description:** The instruction left-shifts the content of Ra3 by a fixed number of bits between 0 and 7 specified by the "imm3u" constant, fills the shifted-out bits with zero, and writes the shifted result to Rt3.

# **Operations:**

```
Rt3 = Ra3 << imm3u; // or
Rt3 = Ra3(31-imm3u, 0).Dupliate(0, imm3u);
```


**Exceptions:** None

Privilege level: All



### 9.6.27. SLT45 (Set on Less Than Unsigned)

**Type:** 16-bit Baseline



**Syntax:** SLT45 Ra4, Rb5

**32-bit Equivalent:** SLT R15, 4T5(Ra4), Rb5

**Purpose:** Set a result on R15 for an unsigned less-than comparison.

**Description:** This instruction compares the contents of Ra4 and Rb5 as unsigned integers. If Ra4 is less than Rb5, the instruction writes R15 with 1; otherwise, it writes R15 with 0.

### **Operations:**

```
If (Ra4 (unsigned) < Rb5) {
   R15 = 1;
} else {
   R15 = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



### 9.6.28. SLTI45 (Set on Less Than Unsigned Immediate)

**Type:** 16-bit Baseline



Syntax: SLTI45 Ra4, imm5u

**32-bit Equivalent:** SLTI R15, 4T5(Ra4), ZE(imm5u)

**Purpose:** Set a result on R15 for an unsigned less-than comparison.

**Description:** This instruction compares the contents of Ra4 and a zero-extended imm5u as unsigned integers. If Ra4 is less than the zero-extended imm5u, this instruction writes R15 with 1; otherwise, it writes R15 with 0.

# **Operations:**

```
If (Ra4 (unsigned) < Zero_Extend(imm5u)) {
   R15 = 1;
} else {
   R15 = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



### 9.6.29. SLTS45 (Set on Less Than Signed)

**Type:** 16-bit Baseline



Syntax: SLTS45 Ra4, Rb5

32-bit Equivalent: SLTS R15, 4T5(Ra4), Rb5

**Purpose:** Set a result on R15 for a signed less-than comparison.

**Description:** This instruction compares the contents of Ra4 and Rb5 as signed integers. If Ra4 is less than Rb5, this instruction writes R15 with 1; otherwise, it writes R15 with 0.

### **Operations:**

```
If (Ra4 (signed) < Rb5) {
   R15 = 1;
} else {
   R15 = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



# 9.6.30. SLTSI45 (Set on Less Than Signed Immediate)

**Type:** 16-bit Baseline



Syntax: SLTSI45 Ra4, imm5u

**32-bit Equivalent:** SLTSI R15, 4T5(Ra4), ZE(imm5u)

**Purpose:** Set a result on R15 for a signed less-than comparison.

**Description:** This instruction compares the contents of Ra4 and a zero-extended imm5u as signed integers. If Ra4 is less than the zero-extended imm5u, this instruction writes R15 with 1; otherwise, it writes R15 with 0.

# **Operations:**

```
If (Ra4 (signed) < Zero_Extend(imm5u)) {
   R15 = 1;
} else {
   R15 = 0;
}</pre>
```


**Exceptions:** None

Privilege level: All



# 9.6.31. SRAI45 (Shift Right Arithmetic Immediate)

**Type:** 16-bit Baseline



Syntax: SRAI45 Rt4, imm5u

**32-bit Equivalent:** SRAI 4T5(Rt4), 4T5(Rt4), imm5u

**Purpose:** Right-shift a register content arithmetically (i.e. maintaining the sign of the original value) to a fixed number of bits in the range of 0 to 31.

**Description:** This instruction right-shifts the content of Rt4 by a fixed number of bits between 0 and 31 specified by the "imm5u" constant, duplicates the sign bit of Rt4, i.e. Rt4(31), to fill the shifted-out bits, and writes the shifted result to the source register Rt4.

# **Operations:**

```
Rt4 = Rt4  (si gn) >> i mm5u; // or Rt4 = Duplicate(Rt4(31), i mm5u). Rt4(31, i mm5u);
```


**Exceptions:** None

Privilege level: All



# 9.6.32. SRLI45 (Shift Right Logical Immediate)

**Type:** 16-bit Baseline



Syntax: SRLI45 Rt4, imm5u

32-bit Equivalent: SRLI 4T5(Rt4), 4T5(Rt4), imm5u

**Purpose:** Right-shift a register content logically (i.e. filling in zeros at the shifted-out bits) to a fixed number of bits in the range of 0 to 31.

**Description:** This instruction right-shifts the content of Rt4 by a fixed number of bits between 0 and 31 specified by the "imm5u" constant, fills the shifted-out bits with zeros, and writes the shifted result to the source register Rt4.

# **Operations:**

```
Rt4 = Rt4 (0) >> i mm5u; // or

Rt4 = Duplicate(0, i mm5u). Rt4(31, i mm5u);
```

**Exceptions:** None

Privilege level: All



# 9.6.33. SUB (Subtract Register)

**Type:** 16-bit Baseline

Format:	Umciai	SUB333					
15	4Release9	8	6	5	3	2 0	
1	SUB333	R	+ <b>3</b>		Ra3	Rb3	
1	001101	ı		IVUO		ICDS	
		SUB45					
15	14 9	8		5	4	0	
1	SUB45		Rt4			Rb5	
1	000101		K14		CUN		

Syntax: SUB333 Rt3, Ra3, Rb3

SUB45 Rt4, Rb5

**32-bit Equivalent:** SUB 3T5(Rt3), 3T5(Ra3), 3T5(Rb3) // SUB333

SUB 4T5(Rt4), 4T5(Rt4), Rb5 // SUB45

**Purpose:** Subtract the contents of two registers.

**Description:** For SUB333, this instruction substracts the content of Rb3 from Ra3 and writes the result to Rt3; for SUB45, it substracts the content of Rb5 from Rt4 and writes the result to the source register Rt4.

# **Operations:**

Rt3 = Ra3 - Rb3; // SUB333 Rt4 = Rt4 - Rb5; // SUB45

**Exceptions:** None

Privilege level: All



### 9.6.34. SUBI (Subtract Immediate)

**Type:** 16-bit Baseline

Format:	Official	SI	U <b>BI333</b>						
15	14Release9		8	6	5		3	2	0
1	SUBI333 001111		Rt	:3		Ra3		imı	m3u
		S	UBI45						
15	14 9		8		5		4		0
1	SUBI45 000111			Rt4				imm5u	

Syntax: SUBI333 Rt3, Ra3, imm3u

SUBI45 Rt4, imm5u

**32-bit Equivalent:** ADDI 3T5(Rt3), 3T5(Ra3), NEG(imm3u) // SUBI333

ADDI 4T5(Rt4), 4T5(Rt4), NEG(imm5u) // SUBI45

**Purpose:** Subtract a zero-extended immediate from the content of a register.

**Description:** For SUBI333, this instruction substracts the zero-extended 3-bit immediate "imm3u" from the content of Ra3 and writes the result to Rt3; for SUBI45, it substracts the zero-extended 5-bit immediate "imm5u" from the content of Rt4 and writes the result to the source register Rt4.

# **Operations:**

Rt3 = Ra3 - ZE(imm3u); // SUBI 333 Rt4 = Rt4 - ZE(imm5u); // SUBI 45

**Exceptions:** None

Privilege level: All



### 9.6.35. SWI333 (Store Word Immediate)

**Type:** 16-bit Baseline

Format:			Offic		SWI33	3			
	15	14	Relea		6	5	3	2	0
	1		SWI333 010100	F	Rt3	Ra3		imm3u	
SWI333.bi									
	15	14	9	8	6	5	3	2	0
	1		SWI333.bi 010101	Rt3		Ra3		imm3u	

**Syntax:** SWI333 Rt3, [Ra3 + (imm3u << 2)]

SWI333.bi Rt3, [Ra3], (imm3u << 2)

**32-bit Equivalent:** SWI 3T5(Rt3), [3T5(Ra3) + ZE(imm3u << 2)]

SWI.bi 3T5(Rt3), [3T5(Ra3)], ZE(imm3u << 2)

(imm3u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 32-bit word from a general register into memory.

# **Description:**

This instruction stores a word from the general register Rt3 into memory. There are two different forms to specify the memory address: the regular form uses Ra3 + ZE(imm3u << 2) as its memory address while the .bi form uses Ra3. For the .bi form, the Ra3 register is updated with the Ra3 + ZE(imm3u << 2) value after the memory store operation.

The memory address has to be word-aligned. Otherwise, it cause a Data Alignment Check exception to occur.



### **Operations:**

```
Addr = Ra3 + Zero_Extend((imm3u << 2));
If (.bi form) {
    Vaddr = Ra3;
} else {
    Vaddr = Addr;
}
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt3);
    If (.bi form) { Ra3 = Addr; }
} else {
    Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



### 9.6.36. SWI37 (Store Word Immediate with Implied FP)

**Type:** 16-bit Baseline



**Syntax:** SWI37 Rt3, [FP + (imm7u << 2)]

**32-bit Equivalent:** SWI 3T5(Rt3), [FP + ZE(imm7u << 2)] (imm7u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 32-bit word from a general register into memory.

**Description:** This instruction stores a word from the general register Rt3 into memory. The memory address is specified by adding the implied FP (i.e. R28) register and the zero-extended (imm7u << 2) value. Note that the imm7u is a word-aligned offset.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
VAddr = FP (i.e. R28) + Zero_Extend(imm7u << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt3);
} else {
    Generate_Exception(Excep_status);
}</pre>
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.


Privilege level: All

Official Release



### 9.6.37. SWI450 (Store Word Immediate)

**Type:** 16-bit Baseline



**Syntax:** SWI450 Rt4, [Ra5]

**32-bit Equivalent:** SWI 4T5(Rt4), [Ra5 + 0]

**Purpose:** Store a 32-bit word from a general register into memory.

### **Description:**

This instruction stores a word from the general register Rt4 into memory. The memory address is specified in Ra5.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

### **Operations:**

```
VAddr = Ra5;
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt4);
} else {
    Generate_Exception(Excep_status);
}
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All Official Release



## 9.6.38. X11B33 (Extract the Least 11 Bits)

**Type:** 16-bit Extension

Forma	t:	Official						
15	14	Release	8	6	5	3	2	0
1		BFMI333	Da	<b>.</b> o	Ra	9	X111	B33
		001011		Rt3		S	101	

Syntax: X11B33 Rt3, Ra3

**32-bit Equivalent:** ANDI 3T5(Rt3), 3T5(Ra3), 0x7FF

**Purpose:** Extract the least-significant 11 bits of Ra3 and write the result to Rt3.

**Description:** This instruction extracts the least-significant 11 bits of Ra3 and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Ra3 \& 0x7FF;$$

**Exceptions:** None

Privilege level: All



# 9.6.39. XLSB33 (Extract LSB)

**Type:** 16-bit Extension

Format	:	Official						
15	14	Release	8	6	5	3	2	0
1	1 BFMI333 001011		Rt3		Da	. 2	XLS	B33
1					Ra	ເວ	100	

Syntax: XLSB33 Rt3, Ra3

**32-bit Equivalent:** ANDI 3T5(Rt3), 3T5(Ra3), 0x1

**Purpose:** Extract the least-significant bit of Ra3 and write the result to Rt3.

**Description:** This instruction extracts the least-significant bit of Ra3 and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Ra3 \& 0x1;$$

**Exceptions:** None

Privilege level: All



# 9.6.40. ZEB33 (Zero Extend Byte)

**Type:** 16-bit Baseline

Format	:	Official						
15	14	Release	8	6	5	3	2	0
1		BFMI333	D	+0	Do	2	ZEI	333
1	001011		Rt3		Ra	ıs	000	

Syntax: ZEB33 Rt3, Ra3

32-bit Equivalent: ANDI 3T5(Rt3), 3T5(Ra3), 0xFF

**Purpose:** Zero-extend the least-significant byte of Ra3 and write the result to Rt3.

**Description:** This instruction zero-extends the least-significant byte of Ra3 to the width of a general register and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Zero_Extend(Ra3(7, 0));$$

**Exceptions:** None

Privilege level: All



## 9.6.41. ZEH33 (Zero Extend Halfword)

**Type:** 16-bit Baseline

Format	· Official						
15	14 Release	8	6	5	3	2	0
1	BFMI333 001011	F	Rt3	Ra	13	ZEH	
	001011					001	

Syntax: ZEH33 Rt3, Ra3

**32-bit Equivalent:** ZEH 3T5(Rt3), 3T5(Ra3)

**Purpose:** Zero-extend the least-significant halfword of Ra3 and write the result to Rt3.

**Description:** This instruction zero-extends the least-significant halfword of Ra3 to the width of a general register and writes the result to the register Rt3.

# **Operations:**

$$Rt3 = Zero_Extend(Ra3(15, 0));$$

**Exceptions:** None

Privilege level: All



# 9.7. 16-bit and 32-bit Baseline Version 2 Instructions

The following Baseline Version 2 instructions are added to improve code density.

# 9.7.1. ADDI10.sp (Add Immediate with Implied Stack Pointer)

**Type:** 16-bit Baseline Version 2

#### **Format:**

15	14 10	9	0
1	ADDI10.SP	· · · · · ·	100
1	11011	imm	108

Syntax: ADDI10.sp imm10s

**32-bit Equivalent:** ADDI r31, r31, SE(imm10s)

**Purpose:** Add a sign-extended immediate to the content of the stack pointer register (R31).

**Description:** This instruction adds the sign-extended 10-bit immediate "imm10s" to the content of R31 (stack pointer) and writes the result back to R31.

# **Operations:**

$$R31 = R31 + SE(imm10s);$$

**Exceptions:** None

Privilege level: All



#### 9.7.2. LWI37.sp (Load Word Immediate with Implied SP)

**Type:** 16-bit Baseline Version 2

Format:		Offi	cial				
15	14	11	10	8	7	6	0
1	XW	I37SP	ase	t3	LWI37.SP	imr	n7u
	1	110			0	11111	11, u

**Syntax:** LWI37.sp Rt3, [+ (imm7u << 2)]

**32-bit Equivalent:** LWI 3T5(Rt3), [SP + ZE(imm7u << 2)] (imm7u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a 32-bit word from memory into a general register.

#### **Description:**

This instruction loads a word from memory into the general register Rt3. The memory address is specified by adding the implied SP (i.e. R31) register and the zero-extended (imm7u << 2) value. Note that the imm7u is a word-aligned offset.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

# **Operations:**

```
VAddr = SP (i.e. R31) + Zero_Extend(imm7u << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt3 = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}</pre>
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All

Official Release



#### 9.7.3. SWI37.sp (Store Word Immediate with Implied SP)

**Type:** 16-bit Baseline Version 2

Format:		Offic	cial				
15	14	11	10	8	7	6	0
1		/I37SP 110	R	t3	SWI37.SP	imı	n7u

**Syntax:** SWI37.sp Rt3, [+ (imm7u << 2)]

**32-bit Equivalent:** SWI 3T5(Rt3), [SP + ZE(imm7u << 2)]

(imm7u is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 32-bit word from a general register into memory.

### **Description:**

This instruction stores a word from the general register Rt3 into memory. The memory address is specified by adding the implied SP (i.e. R31) register and the zero-extended (imm7u << 2) value. Note that the imm7u is a word-aligned offset.

The memory address has to be word-aligned. Otherwise, it causes a Data Alignment Check exception to occur.

## **Operations:**

```
VAddr = SP (i.e. R31) + Zero_Extend(imm7u << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt3);
} else {
    Generate_Exception(Excep_status);
}</pre>
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.


Privilege level: All

Official Release **Note:** 



# 9.7.4. ADDI.gp (GP-implied Add Immediate)

**Type:** 32-bit Baseline Version 2



Syntax: ADDI.gp Rt, imm19s

Purpose: Add the content of the implied GP (R29) register and a signed constant.

**Description:** This instruction adds the content of Gp (R29) and the sign-extended imm19s, then writes the result to Rt. The imm19s value covers a range of 512K byte region relative to the location pointed to by the GP register.

# **Operations:**

$$Rt = R29 + SE(imm19s);$$

**Exceptions:** None

Privilege level: All



### 9.7.5. DIVR (Unsigned Integer Divide to Registers)

**Type:** 32-bit Baseline Version 2

Form	at:	0	ffic	ial								
31	30	25	24	20	19	15	14	10	9	5	4	0
0	ALU_ 10000		FIE	ise)	R	a	F	₿b	F	Rs		VR 111

**Syntax:** DIVR Rt, Rs, Ra, Rb

**Purpose:** Divide the unsigned integer content of one register with that of another register.

## **Description:**

This instruction divides the 32-bit content of Ra with that of Rb. It writes the 32-bit quotient result to Rt and the 32-bit remainder result to Rs. The contents of Ra and Rb are treated as unsigned integers. If Rt and Rs point to the same register, this instruction only writes the quotient result to that register.

If the content of Rb is zero and the IDIVZE bit of the INT_MASK register is 1, this instruction generates an Arithmetic exception. The IDIVZE bit of the INT_MASK register enables exception generation for the "Divide-By-Zero" condition.

#### **Operations:**

```
If (Rb != 0) {
    quotient = Floor(CONCAT(1`b0, Ra) / CONCAT(1`b0, Rb));
    remainder = CONCAT(1`b0, Ra) mod CONCAT(1`b0, Rb);
    Rt = quotient;
    If (Rs != Rt) {
        Rs = remainder;
    }
} else if (INT_MASK.IDIVZE == 0) {
    Rt = 0;
    Rs = 0;
} else {
    Generate_Exception(Arithmetic);
}
```



**Exceptions:** Arithmetic

Privilege level: All





## 9.7.6. DIVSR (Signed Integer Divide to Registers)

**Type:** 32-bit Baseline Version 2

Form	at:	0	ffici	al								
31	30	25	24	20	19	15	14	10	9	5	4	0
0	ALU_ 10000		R	t	R	a	R	2b	F	Rs		VSR 110

**Syntax:** DIVSR Rt, Rs, Ra, Rb

**Purpose:** Divide the signed integer content of one register with that of another register.

## **Description:**

This instruction divides the 32-bit content of Ra with that of Rb. It writes the 32-bit quotient result to Rt and the 32-bit remainder result to Rs. The contents of Ra and Rb are treated as signed integers. If Rt and Rs point to the same register, the instruction only writes the quotient result to that register.

If the content of Rb is zero and the IDIVZE bit of the INT_MASK register is 1, this instruction generates an Arithmetic exception. The IDIVZE bit of the INT_MASK register enables exception generation for the "Divide-By-Zero" condition. If the quotient overflows, this instruction always generates an Arithmetic exception. The overflow condition is as follows:

• Positive quotient > 0x7FFF FFFF (When Ra = 0x80000000 and Rb = 0xFFFFFFFF)



# **Operations:**

```
If (Rb != 0) {
    quotient = Floor(Ra / Rb);
    if (IsPositive(quotient) && quotient > 0x7FFFFFFF) {
        Generate_Exception(Arithmetic);
    }
    remainder = Ra mod Rb
    Rt = quotient;
    If (Rs != Rt) {
        Rs = remainder;
    }
} else if (INT_MASK.IDIVZE == 0) {
    Rt = 0;
    Rs = 0;
} else {
    Generate_Exception(Arithmetic);
}
```


**Exceptions:** Arithmetic

Privilege level: All



### 9.7.7. LBI.gp (GP-implied Load Byte Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** LBI.gp Rt, [+ imm19s]

**Purpose:** Load a zero-extended 8-bit byte from memory into a general register.

**Description:** This instruction loads a zero-extended byte from memory into the general register Rt. The memory address is specified by the implied GP register (R29) plus a sign-extended imm19s value. The imm19s value covers a range of 512K byte region relative to the location pointed to by the GP register.

# **Operations:**

```
Vaddr = R29 + Sign_Extend(imm19s);
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
   Bdata(7,0) = Load_Memory(PAddr, BYTE, Attributes);
   Rt = Zero_Extend(Bdata(7,0));
} else {
   Generate_Exception(Excep_status);
}
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



## 9.7.8. LBSI.gp (GP-implied Load Byte Signed Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** LBSI.gp Rt, [+ imm19s]

**Purpose:** Load a sign-extended 8-bit byte from memory into a general register.

**Description:** This instruction loads a sign-extended byte from memory into the general register Rt. The memory address is specified by the implied GP register (R29) plus a sign-extended imm19s value. The imm19s value covers a range of 512K byte region relative to the location pointed to by the GP register.

## **Operations:**

```
Vaddr = R29 + Sign_Extend(imm19s);
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
   Bdata(7,0) = Load_Memory(PAddr, BYTE, Attributes);
   Rt = Sign_Extend(Bdata(7,0));
} else {
   Generate_Exception(Excep_status);
}
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

Privilege level: All



### 9.7.9. LBUP (Load Byte with User Privilege Translation)

**Type:** 32-bit Baseline Version 2



**Syntax:** LBUP Rt,  $[Ra + (Rb \ll sv)]$ 

**Purpose:** Load a zero-extended 8-bit byte from memory into a general register with the user mode privilege address translation.

**Description:** This instruction loads a zero-extended byte from memory address Ra + (Rb << sv) into the general register Rt with the user mode privilege address translation regardless of the current processor operation mode (i.e. PSW.POM) and the current data address translation state (i.e. PSW.DT).

## **Operations:**

```
Vaddr = Ra + (Rb << sv);
(PAddr, Attributes) = Address_Translation(Vaddr, TRANSLATE);
Excep_status = Page_Exception(Attributes, USER_MODE, LOAD);
If (Excep_status == NO_EXCEPTION) {
   Bdata(7,0) = Load_Memory(PAddr, Byte, Attributes);
   Rt = Zero_Extend(Bdata(7,0));
} else {
   Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error.

# Privilege level: All



### 9.7.10. LHI.gp (GP-implied Load Halfword Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** LHI.gp Rt, [+ (imm18s << 1)]

(imm18s is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a zero-extended 16-bit halfword from memory into a general register.

**Description:** This instruction loads a zero-extended halfword from memory into the general register Rt. The memory address is specified by the implied GP register (R29) plus a sign-extended (imm18s << 1) value. The (imm18s << 1) value covers a range of 512K byte region relative to the location pointed to by the GP register.

### **Operations:**

```
Vaddr = R29 + Sign_Extend(imm18s << 1);
if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
    Rt = Zero_Extend(Hdata(15,0));
} else {
    Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

Privilege level: All



### 9.7.11. LHSI.gp (GP-implied Load Signed Halfword Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** LHSI.gp Rt, [+ (imm18s << 1)]

(imm18s is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a sign-extended 16-bit halfword from memory into a general register.

**Description:** This instruction loads a sign-extended halfword from memory into the general register Rt. The memory address is specified by the implied GP register (R29) plus a sign-extended (imm18s << 1) value. The (imm18s << 1) value covers a range of 512K byte region relative to the location pointed to by the GP register.

# **Operations:**

```
Vaddr = R29 + Sign_Extend(imm18s << 1);
if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Hdata(15,0) = Load_Memory(PAddr, HALFWORD, Attributes);
    Rt = Sign_Extend(Hdata(15,0));
} else {
    Generate_Exception(Excep_status);
}</pre>
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

Privilege level: All



### 9.7.12. LMWA (Load Multiple Word with Alignment Check)

**Type:** 32-bit Baseline Version 2

Forn	ıat:		Offic	ial								
			Relea	ase	LMWA							
31	30	25	24 20	19 15	14 10	9	6	5	4	3	2	10
0	LSMW		Dh	Do	Do	e Enable4		LMW	b:0	i:0		01
0 011	101	Rb	Ra	Re	0			a:1	d:1	m	01	

**Syntax:** LMWA. $\{b \mid a\}\{i \mid d\}\{m?\}$  Rb, [Ra], Re, Enable4

**Purpose:** Load multiple 32-bit words from sequential memory locations into multiple registers.

#### **Description:**

This instruction loads multiple 32-bit words from sequential memory addresses specified by the base address register Ra and the  $\{b \mid a\}\{i \mid d\}$  options into a continuous range or a subset of general purpose registers. The subset of general purpose registers is specified by a register list formed by Rb, Re, and the four-bit Enable4 field as follows.

<Register List> = a range from [Rb, Re] and a list from <Enable4>

- {b | a} option specifies the way how the first address is generated. {b} uses the contents of Ra as the first memory load address. {a} uses either Ra+4 or Ra-4 for the {i | d} option respectively as the first memory load address.
- {i | d} option specifies the direction of the address change. {i} generates increasing addresses from Ra and {d} generates decreasing addresses from Ra.
- {m?} option, if it is specified, indicates that the base address register will be updated to the value computed in the following formula at the completion of this instruction.

TNReg = Total number of registers loaded

Updated value = Ra + (4 * TNReg) for {i} option

Updated value = Ra - (4 * TNReg) for  $\{d\}$  option



• [Rb, Re] specifies a range of registers which will be loaded by this instruction. Rb(4,0) specifies the first register number in the continuous register range and Re(4,0) specifies the last register number. In addition to the range of registers, <Enable4(3,0) > specifies the load of 4 individual registers from R28 to R31 (s9/fp, gp, lp, sp) which have special calling convention usage. The exact mapping of Enable4(3,0) bits and registers is as follows:

Dita	Enable4(3)	Enable4(2)	Enable4(1)	Enable4(0)
Bits	Format(9)	Format(8)	Format(7)	Format(6)
Registers	R28	R29	R30	R31

- Several constraints are imposed for the <Register List>:
  - If [Rb(4,0), Re(4,0)] specifies at least one register:
    - ♦ Rb(4,0) <= Re(4,0) AND
    - $0 \le Rb(4,0), Re(4,0) < 28$
  - If [Rb(4,0), Re(4,0)] specifies no register at all:
    - $\bullet$  Rb(4,0) == Re(4,0) = 0b11111 AND
    - ♦ Enable4(3,0) != 0b0000
  - If these constraints are not met, UNPREDICTABLE results will happen to the contents of all registers after this instruction.
- The registers are loaded in sequence from matching memory locations with one
  exception. That is, the lowest-numbered register is loaded from the lowest memory
  address while the highest-numbered register is loaded from the highest memory
  address with the following exception.
  - The matching memory locations of R28 (fp) and R31 (sp) are swapped. That is, the memory locations for R28-R31 are as follows.

R28 ----- High memory location
R30
R29
R31 ----- Low memory location



- Note that the load sequence of this instruction involving R28 and R31 is different from the load/store sequence of LMW/SMW.
- If the base address register update {m?} option is specified while the base address register Ra is also specified in the <Register Specification>, there are two source values for the final content of the base address register Ra. In this case, the final value of Ra is UNPREDICTABLE. As to the rest of the loaded registers, they should have the values as if the base address register update {m?} option is not specified.
- This instruction can only handle word-aligned memory address.

### **Operation:**

```
TNReg = Count_Registers(register_list);
if ("bi") {
  B_addr = Ra;
  E_addr = Ra + (TNReg * 4) - 4;
} el sei f ("ai") {
  B_addr = Ra + 4;
  E_addr = Ra + (TNReg * 4);
} elseif ("bd") {
  B_addr = Ra - (TNReg * 4) + 4;
  E_addr = Ra;
} else { // "ad"
  B_addr = Ra - (TNReg * 4);
  E_addr = Ra - 4
}
VA = B_addr;
if (!word-aligned(VA)) {
  Generate_Excepti on(Data_Al i gnment_Check);
for (i = 0 to 27, 31, 29, 30, 28) {
  if (register_list[i] == 1) {
     (PA, Attributes) = Address_Translation(VA, PSW. DT);
     Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
     If (Excep_status == NO_EXCEPTION) {
        Ri = Load_Memory(PA, Word, Attributes);
        VA = VA + 4;
     } else {
        Generate_Exception(Excep_status);
```



**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

• If the base register update is not specified, the base register value is unchanged. This applies even if the instruction loads its own base register and the loading of the base register occurs earlier than the exception event. For example, suppose the instruction is LMW.bd R2, [R4], R4, 0b0000

And the implementation loads R4, then R3, and finally R2. If an exception occurs on any of the accesses, the value in the base register R4 of the instruction is unchanged.

- If the base register update is specified, the value left in the base register is unchanged.
- If the instruction loads only one general-purpose register, the value in that register is unchanged.
- If the instruction loads more than one general-purpose register, UNPREDICTABLE values are left in destination registers which are not the base register of the instruction.

**Interruption:** Whether this instruction is interruptible or not is implementation-dependent.

# Privilege Level: all

- (1) LMW and SMW instructions do not guarantee atomicity among individual memory access operations. Neither do they guarantee single access to a memory location during the execution. Any I/O access that has side-effects other than simple stable memory-like access behavior should not use these two instructions.
- (2) The memory access order among the words accessed by LMW/SMW is not defined here and should be implementation-dependent. However, the more likely access order in an




#### implementation is:

- For LMW/SMW.i: increasing memory addresses from the base address.
- For LMW/SMW.d: decreasing memory addresses from the base address.
- (3) The memory access order within an un-aligned word accessed is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
  - For LMW/SMW.i: the aligned low address of the word and then the aligned high address of the word. If an interruption occurs, the EVA register will contain the starting low address of the un-aligned word.
  - For LMW/SMW.d: the aligned high address of the word and then the aligned low address of the word. If an interruption occurs, the EVA register will contain "base un-aligned address + 4" of the first word or the starting low address of the remaining decreasing memory word.
- (4) Based on the more likely access order of (2) and (3), upon interruption, the EVA register for un-aligned LMW/SMW is more likely to have the following value:
  - For LMW/SMW.i: the starting low addresses of the accessed words or "Ra + (TNReg *
     4)" where TNReg represents the total number of registers loaded or stored.
  - For LMW/SMW.d: the starting low addresses of the accessed words or "Ra + 4."



### 9.7.13. LWI.gp (GP-implied Load Word Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** LWI.gp Rt, [+ (imm17s << 2)]

(imm17s is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Load a 32-bit word from memory into a general register.

**Description:** This instruction loads a 32-bit word from memory into the general register Rt. The memory address is specified by the implied GP register (R29) plus a sign-extended (imm17s << 2) value. The (imm17s << 2) value covers a range of 512K byte region relative to the location pointed to by the GP register.

# **Operations:**

```
Vaddr = R29 + Sign_Extend(imm17s << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}</pre>
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



# 9.7.14. MADDR32 (Multiply and Add to 32-Bit Register)

**Type:** 32-bit Baseline Version 2

Form	nat:	0	fficial								
31	30	25	24 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt		Ra		Rb		0001 GPR		ADD32 110011

Syntax: MADDR32 Rt, Ra, Rb

**Purpose:** Multiply the contents of two 32-bit registers and add the lower 32-bit multiplication result to the 32-bit content of a destination register. Write the final result back to the destination register.

**Description:** This instruction multiplies the 32-bit content of Ra with that of Rb. It adds the lower 32-bit multiplication result to the content of Rt and writes the final result back to Rt. The contents of Ra and Rb can be either signed or unsigned integers.

# **Operations:**

```
Mresult = Ra * Rb;
Rt = Rt + Mresult(31,0);
```

**Exceptions:** None

Privilege level: All



# 9.7.15. MSUBR32 (Multiply and Subtract from 32-Bit Register)

**Type:** 32-bit Baseline Version 2

Format:		0	fficial								
31	30	25	24 2 20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra		]	₹b	00 GI		MSUB32 110101	

Syntax: MSUBR32 Rt, Ra, Rb

**Purpose:** Multiply the contents of two 32-bit registers and subtract the lower 32-bit multiplication result from the 32-bit content of a destination register. Write the final result back to the destination register.

**Description:** This instruction multiplies the 32-bit content of Ra with that of Rb, substracts the lower 32-bit multiplication result from the content of Rt, then writes the final result back to Rt. The contents of Ra and Rb can be either signed or unsigned integers.

# **Operations:**

```
Mresult = Ra * Rb;
Rt = Rt - Mresult(31,0);
```

**Exceptions:** None

Privilege level: All



### 9.7.16. MULR64 (Multiply Word Unsigned to Registers)

**Type:** 32-bit Baseline Version 2

Format:		Offic									
31	30	25 24	20	19	15	14	10	9	6	5	0
0	ALU_2 100001		Rt	Ra	a		Rb		0001 GPR	ľ	MULT64 101001

**Syntax:** MULR64 Rt, Ra, Rb

**Purpose:** Multiply the unsigned integer contents of two 32-bit registers and write the 64-bit result to an even/odd pair of 32-bit registers.

#### **Description:**

This instruction multiplies the 32-bit content of Ra with that of Rb and writes the 64-bit multiplication result to an even/odd pair of registers containing Rt. Rt(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1.

How the register pair contains the 64-bit result depends on the current data endian. When the data endian is *big*, the even register of the pair contains the high 32-bit of the result and the odd register of the pair contains the low 32-bit of the result. In contrast, when the data endian is *little*, the odd register of the pair contains the high 32-bit of the result and the even register of the pair contains the low 32-bit of the result.

The contents of Ra and Rb are treated as unsigned integers.



# **Operations:**

```
Mresult = CONCAT(1`b0, Ra) * CONCAT(1`b0, Rb);
If (PSW. BE == 1) {
    R[Rt(4, 1).0(0)](31, 0) = Mresult(63, 32);
    R[Rt(4, 1).1(0)](31, 0) = Mresult(31, 0);
} else {
    R[Rt(4, 1).1(0)](31, 0) = Mresult(63, 32);
    R[Rt(4, 1).0(0)](31, 0) = Mresult(31, 0);
}
```

**Exceptions:** None

Privilege level: All



### 9.7.17. MULSR64 (Multiply Word Signed to Registers)

**Type:** 32-bit Baseline Version 2

Format:		Official )												
31	30	25	24 20	19		15	14		10	9		6	5	0
0	ALU_2		Rt		Ra	Rb				0001		MU	LTS64	
	100001		IVU		ıva			IVD			GPR		10	1000

Syntax: MULSR64 Rt, Ra, Rb

**Purpose:** Multiply the signed integer contents of two 32-bit registers and write the 64-bit result to an even/odd pair of 32-bit registers.

#### **Description:**

This instruction multiplies the 32-bit content of Ra with the 32-bit content of Rb and writes the 64-bit multiplication result to an even/odd pair of registers containing Rt. Rt(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1.

How the register pair contains the 64-bit result depends on the current data endian. When the data endian is *big*, the even register of the pair contains the high 32-bit of the result and the odd register of the pair contains the low 32-bit of the result. In contrast, when the data endian is *little*, the odd register of the pair contains the high 32-bit of the result and the even register of the pair contains the low 32-bit of the result.

The contents of Ra and Rb are treated as signed integers.



# **Operations:**

```
Mresult = Ra * Rb;
If (PSW. BE == 1) {
    R[Rt(4,1).0(0)](31,0) = Mresult(63,32);
    R[Rt(4,1).1(0)](31,0) = Mresult(31,0);
} else {
    R[Rt(4,1).1(0)](31,0) = Mresult(63,32);
    R[Rt(4,1).0(0)](31,0) = Mresult(31,0);
}
```


**Exceptions:** None

Privilege level: All



### 9.7.18. SBI.gp (GP-implied Store Byte Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** SBI.gp Rt, [+ imm19s]

**Purpose:** Store an 8-bit byte from a general register into a memory location.

**Description:** This instruction stores the least-significant 8-bit byte in the general register Rt to the memory location. The memory address is specified by the implied GP register (R29) plus a sign-extended imm19s value. The imm19s value covers a range of 512K byte region relative to the location pointed to by the GP register.

# **Operations:**

```
Vaddr = R29 + Sign_Extend(imm19s);
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
   Store_Memory(PAddr, BYTE, Attributes, Rt(7,0));
} else {
   Generate_Exception(Excep_status);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error

Privilege level: All



#### 9.7.19. SBUP (Store Byte with User Privilege Translation)

**Type:** 32-bit Baseline Version 2

Format:			Official								
31	30	25	24	20	19	15	14	10	9 8	7	0
0	ME 0111		R	t	]	Ra	R	2b	sv		BUP 01000

**Syntax:** SB Rt,  $[Ra + (Rb \ll sv)]$ 

**Purpose:** Store an 8-bit byte from a general register into memory with the user mode privilege address translation.

**Description:** This instruction stores the least-significant 8-bit byte in the general register Rt to the memory Ra + (Rb << sv) with the user mode privilege address translation regardless of the current processor operation mode (i.e. PSW.POM) and the current data address translation state (i.e. PSW.DT).

## **Operations:**

```
Vaddr = Ra + (Rb << sv);
(PAddr, Attributes) = Address_Translation(Vaddr, TRANSLATE);
Excep_status = Page_Exception(Attributes, USER_MODE, STORE);
If (Excep_status == NO_EXCEPTION) {
   Store_Memory(PAddr, BYTE, Attributes, Rt(7,0));
} else {
   Generate_Exception(Excep_status);
}</pre>
```


**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error

Privilege level: All



### 9.7.20. SHI.gp (GP-implied Store Halfword Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** SHI.gp Rt, [+ (imm18s << 1)]

(imm18s is a halfword offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 16-bit halfword from a general register into a memory location.

**Description:** This instruction stores the least-significant 16-bit halfword in the general register Rt to the memory location. The memory address is specified by the implied GP register (R29) plus a sign-extended (imm18s << 1) value. The (imm18s << 1) value covers a range of 512K byte region relative to the location pointed to by the GP register.

## **Operations:**

```
Vaddr = R29 + Sign_Extend(imm18s << 1);
if (!Halfword_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, HALFWORD, Attributes, Rt(15,0));
} else {
    Generate_Exception(Excep_status);
}</pre>
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All



### 9.7.21. SMWA (Store Multiple Word with Alignment Check)

**Type:** 32-bit Baseline Version 2

1	Forn	nat:		Offic	cial )								
				Relea	SMWA								
	31	30	25	24 20	19 15	14 10	9	6	5	4	3	2	10
	LSMW		ΛW	Dh	Do	Do	Enoble 4		SMW	b:0	i:0	m	01
0	011101		Rb	Ra	Re	Enable4		1	a:1	d:1	m	01	

**Syntax:** SMWA. $\{b \mid a\}\{i \mid d\}\{m?\}$  Rb, [Ra], Re, Enable4

**Purpose:** Store multiple 32-bit words from multiple registers into sequential memory locations.

#### **Description:**

This instruction stores multiple 32-bit words from a range or a subset of source general-purpose registers to sequential memory addresses specified by the base address register Ra and the  $\{b \mid a\}\{i \mid d\}$  options. The source registers are specified by a register list formed by Rb, Re, and the four-bit Enable4 field as follows.

<Register List> = a range from {Rb, Re} and a list from <Enable4>

- {b | a} option specifies the way how the first address is generated. {b} uses the contents of Ra as the first memory store address. {a} uses either Ra+4 or Ra-4 for the {i | d} option respectively as the first memory store address.
- {i | d} option specifies the direction of the address change. {i} generates increasing addresses from Ra and {d} generates decreasing addresses from Ra.
- {m?} option, if it is specified, indicates that the base address register will be updated to the value computed in the following formula at the completion of this instruction.

 $TNReg = Total \ number \ of \ registers \ stored$ 

Updated value = Ra + (4 * TNReg) for  $\{i\}$  option

Updated value = Ra - (4 * TNReg) for  $\{d\}$  option



• [Rb, Re] specifies a range of registers whose contents will be stored by this instruction. Rb(4,0) specifies the first register number in the continuous register range and Re(4,0) specifies the last register number. In addition to the range of registers, <Enable4(3,0) specifies the store of 4 individual registers from R28 to R31 (s9/fp, gp, lp, sp) which have special calling convention usage. The exact mapping of Enable4(3,0) bits and registers is as follows:

Bits	Enable4(3)	Enable4(2)	Enable4(1)	Enable4(0)
Dits	Format(9)	Format(8)	Format(7)	Format(6)
Registers	R28	R29	R30	R31

- Several constraints are imposed for the <Register List>:
  - If [Rb, Re] specifies at least one register:
    - $Rb(4,0) \le Re(4,0) \text{ AND}$
    - $0 \le Rb(4,0), Re(4,0) < 28$
  - If [Rb, Re] specifies no register at all:
    - $\bullet$  Rb(4,0) == Re(4,0) = 0b11111 AND
    - ♦ Enable4(3,0) != 0b0000
  - If these constraints are not met, UNPREDICTABLE results will happen to the contents of the memory range pointed to by the base register. If the {m?} option is also specified after this instruction, an UNPREDICTABLE result will happen to the base register itself too.
- The registers are stored in sequence to matching memory locations with one exception.
   That is, the lowest-numbered register is stored to the lowest memory address while the highest-numbered register is stored to the highest memory address with the following exception.
  - The matching memory locations of R28 (fp) and R31 (sp) are swapped. That is, the memory locations for R28-R31 are as follows.



```
R28 ----- High memory location
R30

R29

CR3C A--- Low memory location
Release
```

Note that the load sequence of this instruction involving R28 and R31 is different from the load/store sequence of LMW/SMW.

- If the base address register Ra is specified in the <Register Specification>, the value stored to memory from the register Ra is the Ra value before this instruction is executed.
- This instruction can only handle word-aligned memory address.

#### **Operation:**

```
TNReg = Count_Registers(register_list);
if ("bi") {
  B_addr = Ra;
  E_addr = Ra + (TNReg * 4) - 4;
} el sei f ("ai") {
  B_addr = Ra + 4;
  E_addr = Ra + (TNReg * 4);
} el sei f ("bd") {
  B_addr = Ra - (TNReg * 4) + 4;
  E_addr = Ra;
} else { // "ad"
  B_addr = Ra - (TNReg * 4);
  E_addr = Ra - 4
}
VA = B_addr;
if (!word-aligned(VA)) {
   Generate_Exception(Data_Alignment_Check);
for (i = 0 to 27, 31, 29, 30, 28) {
  if (register_list[i] == 1) {
      (PA, Attributes) = Address_Translation(VA, PSW. DT);
     Excep_status = Page_Exception(Attributes, PSW. POM, STORE);
```



```
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PA, Word, Attributes, Ri);
    VA = VA + 4;
} else {
    Generate_Exception(Excep_status);
}

Release
if ("im") {
    Ra = Ra + (TNReg * 4);
} else { // "dm"
    Ra = Ra - (TNReg * 4);
}
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

 The base register value is left unchanged on an exception event, no matter whether the base register update is specified or not.

**Interruption:** Whether this instruction is interruptible or not is implementation-dependent.

### Privilege Level: all

- (1) LMW and SMW instructions do not guarantee atomicity among individual memory access operations. Neither do they guarantee single access to a memory location during the execution. Any I/O access that has side-effects other than simple stable memory-like access behavior should not use these two instructions.
- (2) The memory access order among the words accessed by LMW/SMW is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:
  - For LMW/SMW.i: increasing memory addresses from the base address.
  - For LMW/SMW.d: decreasing memory addresses from the base address.
- (3) The memory access order within an un-aligned word accessed is not defined here and should be implementation-dependent. However, the more likely access order in an implementation is:




- For LMW/SMW.i: the aligned low address of the word and then the aligned high address of the word. If an interruption occurs, the EVA register will contain the starting low address of the un-aligned word.
- For LMW/SMW.d: the aligned high address of the word and then the aligned low address of the word. If an interruption occurs, the EVA register will contain "base un-aligned address + 4" of the first word or the starting low address of the remaining decreasing memory word.
- (4) Based on the more likely access order of (2) and (3), upon interruption, the EVA register for un-aligned LMW/SMW is more likely to have the following value:
  - For LMW/SMW.i: the starting low addresses of the accessed words or "Ra + (TNReg * 4)" where TNReg represents the total number of registers loaded or stored.
  - For LMW/SMW.d: the starting low addresses of the accessed words or "Ra + 4."



#### 9.7.22. SWI.gp (GP-implied Store Word Immediate)

**Type:** 32-bit Baseline Version 2



**Syntax:** SWI.gp Rt, [+ (imm17s << 2)]

(imm17s is a word offset. In assembly programming, always write a byte offset.)

**Purpose:** Store a 32-bit word from a general register into a memory location.

**Description:** This instruction stores the 32-bit word in the general register Rt to the memory location. The memory address is specified by the implied GP register (R29) plus a sign-extended (imm17s << 2) value. The (imm17s << 2) value covers a range of 512K byte region relative to the location pointed to by the GP register.

### **Operations:**

```
Vaddr = R29 + Sign_Extend(imm17s << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, STORE);
If (Excep_status == NO_EXCEPTION) {
    Store_Memory(PAddr, WORD, Attributes, Rt(31,0));
} else {
    Generate_Exception(Excep_status);
}</pre>
```

**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

Privilege level: All

Official



# 9.8. 16-bit and 32-bit Baseline Version 3 Instructions

The following Baseline Version 3 instructions are added to improve code density and TLS implementation efficiency. Some of these instructions can also be classified as V3m instructions.

Mnemonic	ReleasInstruction	V3m instruction	16 or 32 bit
ADD_SLLI	Addition with Shift Left Logical Immediate		32-bit
ADD_SRLI	Addition with Shift Right Logical Immediate		32-bit
ADDRI36.SP	Add Immediate to Register with Implied Stack Register	Yes	16-bit
ADD5.PC	Add with Implied PC		16-bit
AND_SLLI	Logical And with Shift Left Logical Immediate		32-bit
AND_SRLI	Logical And with Shift Right Logical Immediate		32-bit
AND33	Bit-wise Logical And	Yes	16-bit
BITC	Bit Clear		32-bit
BITCI	Bit Clear Immediate		32-bit
BEQC	Branch on Equal Constant	Yes	32-bit
BNEC	Branch on Not Equal Constant	Yes	32-bit
BMASKI33	Bit Mask Immediate	Yes	16-bit
CCTL L1D_WBALL	L1D Cache Writeback All		32-bit
FEXTI33	Field Extraction Immediate	Yes	16-bit
JRALNEZ	Jump Register and Link on Not Equal Zero		32-bit
JRNEZ	Jump Register on Not Equal Zero		32-bit
LWI45.FE	Load Word Immediate with Implied Function Entry Point (R8)	Yes	16-bit
MOVD44	Move Double Registers	Yes	16-bit
MOVPI45	Move Positive Immediate	Yes	16-bit
MUL33	Multiply Word to Register	Yes	16-bit
NEG33	Negative	Yes	16-bit





Mnemonic	Instruction	V3m instruction	16 or 32 bit
NOT33	Logical Not	Yes	16-bit
OR_SLLI	Logical Or with Shift Left Logical Immediate		32-bit
OR_SRLI	Logical Or with Shift Right Logical Immediate		32-bit
OR33	Bit-wise Logical Or	Yes	16-bit
POP25	Pop Multiple Words from Stack and Return	Yes	16-bit
PUSH25	Push Multiple Words to Stack and Set Function Entry Point (R8)	Yes	16-bit
SUB_SLLI	Subtration with Shift Left Logical Immediate		32-bit
SUB_SRLI	Subtration with Shift Right Logical Immediate		32-bit
XOR_SLLI	Logical Exclusive Or with Shift Left Logical Immediate		32-bit
XOR_SRLI	Logical Exclusive Or with Shift Right Logical Immediate		32-bit
XOR33	Bit-wise Logical Exclusive Or	Yes	16-bit



### 9.8.1. ADD_SLLI (Addition with Shift Left Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	C	Official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 1000		Rt	F	Ra	R	lb.	S	sh		_SLLI 0000

**Syntax:** ADD_SLLI Rt, Ra, Rb, sh

ADD Rt, Ra, Rb (sh=0)

**Purpose:** Add the content of a register and a logical shift left register value.

**Description:** This instruction adds the content of Ra and a logical shift left register value of Rb, then writes the result to Rt. The shift amount is specified by sh. .

# **Operations:**

$$Rt = Ra + (Rb \ll sh);$$

**Exceptions:** None

Privilege level: All



### 9.8.2. ADD_SRLI (Addition with Shift Right Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	C	official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	Ra	R	b	sl	h		_SRLI 100

Syntax: ADD_SRLI Rt, Ra, Rb, sh

ADD Rt, Ra, Rb (sh=0)

**Purpose:** Add the content of a register and a logical shift right register value.

**Description:** This instruction adds the content of Ra and a logical shift right register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

# **Operations:**

$$Rt = Ra + (Rb \gg sh);$$


**Exceptions:** None

Privilege level: All



### 9.8.3. ADDRI36.sp (Add Immediate to Register with Implied Stack Pointer)

**Type:** 16-bit Baseline Version 3(m)



Syntax: ADDRI36.sp Rt3, imm8u

where the imm8u is the immediate value to be added to SP and its allowed values are multiple of 4 in the range of 0-252. The mapping equation of imm8u and imm6u is:

$$imm8u = imm6u << 2$$

**Purpose:** Add the content of the implied SP (R31) register and an unsigned constant.

**Description:** This instruction adds the content of SP (R29) and the zero-extended imm8u, then writes the result to Rt3.

# **Operations:**

$$Rt3 = R31 + imm6u << 2;$$

**Exceptions:** None

Privilege level: All



### 9.8.4. ADD5.pc (Add with Implied PC)

 $\textbf{Type:}\ 16\text{-bit Baseline Version 3}$ 

Format:	Official					
15	R ¹⁴ lease	5	4	0		
1	ADD	5.PC	Rt5			
1	101110	1011101101				

Syntax: ADD5.pc Rt5

**Purpose:** Add the content of the implied PC (Program Counter) register and that of a general register.

**Description:** This instruction adds the contents of PC and Rt5, then writes the result to Rt5.

# **Operations:**

$$Rt5 = PC + Rt5$$
;

**Exceptions:** None

Privilege level: All



### 9.8.5. AND_SLLI (Logical And with Shift Left Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:		Official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU 1000		Rt	R	?a	R	2b		sh		O_SLLI 0010

**Syntax:** AND_SLLI Rt, Ra, Rb, sh

AND Rt, Ra, Rb (sh=0)

**Purpose:** Perform a bit-wise logical AND operation on the content of a register and a logically left-shifted register value.

**Description:** This instruction performs a bit-wise logical AND operation on the content of Ra and a logically left-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

# **Operations:**

$$Rt = Ra \& (Rb << sh);$$

**Exceptions:** None

Privilege level: All



### 9.8.6. AND_SRLI (Logical And with Shift Right Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	C	official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	?a	R	2b	S	sh		_SRLI .110

**Syntax:** AND_SRLI Rt, Ra, Rb, sh

AND Rt, Ra, Rb (sh=0)

**Purpose:** Perform a bit-wise logical AND operation on the content of a register and a logically right-shifted register value.

**Description:** This instruction performs a bit-wise logical AND operation on the content of Ra and a logically right-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

# **Operations:**

$$Rt = Ra \& (Rb >> sh);$$

**Exceptions:** None

Privilege level: All



### 9.8.7. AND33 (Bit-wise Logical And)

**Type:** 16-bit Baseline Version 3(m)

Forma	" Official						
15	¹⁴ Rele ⁹ ase	8	6	5	3	2	0
1	MISC33		D+2	D	a2	ANI	D33
1	111111	Rt3		K	Ra3		10

Syntax: AND33 Rt3, Ra3

**32-bit Equivalent:** AND 3T5(Rt3), 3T5(Rt3), 3T5(Ra3)

**Purpose:** Perform a bit-wise logical AND operation on the contents of two registers.

**Description:** This instruction uses a bit-wise logical AND operation to combine the content of Rt3 with that of Ra3, then writes the result Rt3.

# **Operations:**

$$Rt3 = Rt3 \& Ra3;$$

**Exceptions:** None

Privilege level: All



### 9.8.8. BEQC (Branch on Equal Constant)

**Type:** 32-bit Baseline Version 3(m)

Forn	nat:	O.	fficial						
31	30	25	24 20	19	18	8	7		0
0	BR3 10110	1	Rt	BEQC 0		imm11s		imm8s	

Syntax: BEQC Rt, imm11s, imm8s

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with a constant specified by imm11s.

**Description:** If the content of Rt is equal to the sign-extended (imm11s) value, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

#### **Operations:**

```
if (Rt == SE(imm11s)) {
 PC = PC + SE(imm8s << 1);}
```

**Exceptions:** None

Privilege level: All

**Note:** The assembled/disassembled instruction format displayed by tools may be different from the encoding syntax shown here. Please consult "Andes Programming Guide" to get the correct meaning of the displayed syntax.



#### 9.8.9. BNEC (Branch on Not Equal Constant)

**Type:** 32-bit Baseline Version 3(m)

Forn	nat:	O.	fficial						
31	30	25	24 20	19	18	8	7		0
0	BR3 10110	1	Rt	BNEC 1		imm11s		imm8s	

**Syntax:** BNEC Rt, imm11s, imm8s

**Purpose:** Perform conditional PC-relative branching based on the result of comparing the content of a register with a constant specified by imm11s.

**Description:** If the content of Rt is not equal to the sign-extended (imm11s) value, this instruction branches to the target address calculated by adding the current instruction address and the sign-extended (imm8s << 1) value. The branch range is  $\pm$  256 bytes.

#### **Operations:**

```
if (Rt != SE(imm11s)) {
 PC = PC + SE(imm8s << 1);}
```

**Exceptions:** None

Privilege level: All

**Note:** The assembled/disassembled instruction format displayed by tools may be different from the encoding syntax shown here. Please consult "Andes Programming Guide" to get the correct meaning of the displayed syntax.



### 9.8.10. BITC (Bit Clear)

**Type:** 32-bit Baseline Version 3

Form	at:	0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	la	R	b	000	000		TC 010

Syntax: BITC Rt, Ra, Rb

**Purpose:** Clear some bits of a register.

**Description:** This instruction performs a bit-wise AND operation on the content of Ra and the complement of Rb, then writes the result to Rt.

# **Operations:**

$$Rt = Ra \& (\sim Rb);$$


**Exceptions:** None

Privilege level: All



### 9.8.11. BITCI (Bit Clear Immediate)

**Type:** 32-bit Baseline Version 3



**Syntax:** BITCI Rt, Ra, imm15u

**Purpose:** Clear low order bits of a register.

**Description:** This instruction performs a bit-wise AND operation on the content of Ra and the complement of zero-extended imm15u, then writes the result to Rt.

# **Operations:**

$$Rt = Ra \& (\sim (ZE(i mm15u)));$$

**Exceptions:** None

Privilege level: All



### 9.8.12. BMSKI33 (Bit Mask Immediate)

**Type:** 16-bit Baseline Version 3(m)

Forma	t:	Official						
15	14	4 Release	8	6	5	3	2	0
1		001011		Rt3	imn	13u	BMS	

Syntax: BMSKI33 Rt3, imm3u

**32-bit Equivalent:** ANDI 3T5(Rt3), 3T5(Rt3), #2^{imm3u}

**Purpose:** Extract a bit from a register.

**Description:** This instruction extracts a bit from a register. The constant imm3u specifies the location of the extracted bit in Rt3.

# **Operations:**

$$Rt3 = Rt3 \& 2^{i mm3u}$$

**Exceptions:** None

Privilege level: All



### 9.8.13. CCTL L1D_WBALL (L1D Cache Writeback All)

**Type:** 32-bit Baseline Version 3

Form	nat:		Offici	al								
31	30	25	24 20	19	15	14	11	10	9	5	4	0
0	MI	SC	00000	000	000	00	00	level	L1D_	WBALL	CC	CTL
0 110		010	00000	UUC	,00	0000		levei	01111		00	001

Syntax: CCTL L1D_WBALL, level

**Purpose:** Perform a writeback operation on processor L1D cache.

**Description:** This instruction writebacks the L1D cache blocks if the cache block state is valid and dirty in a write-back cache. It does not affect the lock state of the cache block. The multi-level cache management behavior is the same as L1D_VA_WB of the CCTL instruction.


**Exceptions:** Imprecise bus error.

Privilege level: All



### 9.8.14. FEXTI33 (Field Extraction Immediate)

**Type:** 16-bit Baseline Version 3(m)



Syntax: FEXTI33 Rt3, imm3u

**32-bit Equivalent:** ANDI 3T5(Rt3), 3T5(Rt3), #2^{imm3u+1} - 1

**Purpose:** Extract the lowest field of certain (n) bits from a register.

**Description:** This instruction extracts the lowest field of certain (n) bits from a register where n is specified by the value of imm3u plus 1.

# **Operations:**

$$Rt3 = Rt3 \& (2^{i mm3u+1} - 1)$$

**Exceptions:** None

Privilege level: All



### 9.8.15. JRALNEZ (Jump Register and Link on Not Equal Zero)

**Type:** 32-bit Baseline Version 3

Forma	t:	0	fficial										
31	30	25	24 20	19	15	14	10	9	8	7	5	4	0
0	JREC	T	Rt	000	000	р	eb	DT	/IT	00	00	JRA	LNEZ
U	10010	)1	Νί	000	000	N	.D	00		000		00	0011

Syntax: JRALNEZ Rt, Rb

JRALNEZ Rb (implied Rt == R30, Link Pointer register)

**Purpose:** Make a conditional function call to an instruction address stored in a register.

**Description:** If the content of Rb is equal to zero, then this instruction behaves as a NOP. Otherwise, this instruction stores its sequential PC to Rt and then branches to an instruction address stored in Rb.

### **Operations:**

```
If (Rb != 0) {
  PC = Rb;
} Else {
  PC = PC + 4;
}
Rt = PC + 4;
```

**Exceptions:** Branch target alignment

Privilege level: All



# 9.8.16. JRNEZ (Jump Register on Not Equal Zero)

**Type:** 32-bit Baseline Version 3

Forn	nat:		Official									
31	30	25	R ²⁴ leas ¹⁵	14	10	9	8	7	6	5	4	0
0	JRE	G	0000000000	D	b	DT	/IT	0	0	JR hint	JRN	<b>IEZ</b>
	10010	)1	000000000	N	,D	0	0	U	U	0	000	010

Syntax: JRNEZ Rb

**Purpose:** Conditionally branch to an instruction address stored in a register.

**Description:** If the content of Rb is equal to zero, then this instruction behaves as a NOP. Otherwise, this instruction branches to an instruction address stored in Rb.

### **Operations:**

**Exceptions:** Branch target alignment

Privilege level: All



#### 9.8.17. LWI45.FE (Load Word Immediate with Implied Function Entry Point)

**Type:** 16-bit Baseline Version 3(m)

Format:	Official		
15	14 9	8 5	4 0
1	LWI45.FE 011001	Rt4	imm5u

**Syntax:** lwi45.fe Rt4, [imm7n]

where the imm7n is the immediate value to be added to the function entry point (R8) and its allowed values are multiple of 4 in the range from -128 to -4. The mapping equation of imm7n and imm5u is:

```
imm7n = -((32 - imm5u) << 2)
```

**32-bit Equivalent:** LWI 4T5(Rt4), [R8, (imm5u - 32) << 2]

**Purpose:** Load a 32-bit word from a memory address based on the function entry point (R8) into a general register.

**Description:** This instruction loads a word from a memory address into the general register Rt4. The memory address is specified by R8 + (imm5u - 32) << 2.

### **Operations:**

```
Vaddr = R8 + Sign_Extend((imm5u - 32) << 2);
if (!Word_Aligned(Vaddr)) {
    Generate_Exception(Data_alignment_check);
}
(PAddr, Attributes) = Address_Translation(Vaddr, PSW.DT);
Excep_status = Page_Exception(Attributes, PSW.POM, LOAD);
If (Excep_status == NO_EXCEPTION) {
    Wdata(31,0) = Load_Memory(PAddr, WORD, Attributes);
    Rt4 = Wdata(31,0);
} else {
    Generate_Exception(Excep_status);
}</pre>
```



**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check.

Privilege level: All-

Implementation Note: ease

The address offset value of this instruction is negative ranging from -32 to -1. The term "imm5u -32" means negative part of imm6s. In 2's complement, the 32-bit offset value can be generated by

"imm5u - 32" = SE(concat (1`b1, imm5u))

Official



### 9.8.18. MOVD44 (Move Double Registers)

**Type:** 16-bit Baseline Version 3(m)

Forma	· Official				
15	14 Release	7	4	3	0
1	MOVD44 1111101	R	₿t5e		Ra5e

Syntax: MOVD44 Rt1, Ra1

where Rt1 is the first destination register and its allowed value is an even number in the range between 0 to 31. The mapping equation of Rt and Rt5e is:

$$Rt1 = Rt5e * 2$$

Ra1 is the first source register and its allowed value is an even number in the range between 0 to 31. The mapping equation of Ra and Ra5e is:

$$Ra1 = Ra5e * 2$$

**Purpose:** Move the content of two consecutive registers to another two consecutive registers.

**Description:** This instruction moves the content of two consecutive registers to another two consecutive registers. The indices of the two source registers (Ra1, Ra2) and two destination registers (Rt1, Rt2) are computed as shown in the following table:

Register	Index	Implementation Note of Register Index
Ra1	Ra5e * 2	concat(Ra5e,1`b0)
Ra2	Ra5e * 2 + 1	concat(Ra5e,1`b1)
Rt1	Rt5e * 2	concat(Rt5e,1`b0)
Rt2	Rt5e * 2 + 1	concat(Rt5e,1`b1)



## **Operations:**

Rt1 = Ra1; Rt2 = Ra2;

Exceptions: None Official Privilege level: AIRelease



#### 9.8.19. MOVPI45 (Move Positive Immediate)

**Type:** 16-bit Baseline Version 3(m)

Format:	Official		
15	l ⁴ elea ⁹ e	8 5	4 0
1	MOVPI45 111101	Rt4	imm5u

Syntax: MOVPI45 Rt4, imm6u

where the imm6u is the immediate value to be moved into the destination register and its allowed values are in the range of 16-47. The mapping equation of imm6u and imm5u is:

```
imm6u = imm5u + 16
```

**Purpose:** Move a constant value (ranging from 16 to 47) into a general-purpose register.

**Description:** This instruction moves the value of "imm5u + 16" into Rt4.

# **Operations:**

```
Rt4 = imm5u + 16;
```

**Exceptions:** None

Privilege level: All

### **Implementation Note:**

The 32-bit value of "imm5u + 16" can be generated by

```
If (imm5u[4] == 0)
    ZE(concat(2`b01, imm5u(3,0)));
Else
    ZE(concat(2`b10, imm5u(3,0)));
```



### 9.8.20. MUL33 (Multiply Word to Register)

**Type:** 16-bit Baseline Version 3(m)

Forma	: Official						
15	¹⁴ Release	8	6	5	3	2	0
1	MISC33	Ţ	Rt3	Po	2	MU	L33
1	111111	Г	เเง	Ka	Ra3		00

Syntax: MUL33 Rt3, Ra3

**32-bit Equivalent:** MUL 3T5(Rt3), 3T5(Rt3), 3T5(Ra3)

MUL 3T5(Rt3), 3T5(Ra3), 3T5(Rt3)

**Purpose:** Multiply the contents of two registers and write the result to a register.

**Description:** This instruction multiplies the 32-bit content of Rt3 with that of Ra3 and writes the lower 32-bit of the multiplication result to Rt3. The contents of Rt3 and Ra3 can be signed or unsigned numbers.

# **Operations:**

```
Mresult = Rt3 * Ra3;
Rt3 = Mresult(31,0);
```

**Exceptions:** None

Privilege level: All



### 9.8.21. NEG33 (Negative)

**Type:** 16-bit Baseline Version 3(m)

Forma	" Official						
15	¹⁴ Release	8	6	5	3	2	0
1	MISC33 111111	F	Rt3	Ra	13	NEO O1	

Syntax: NEG33 Rt3, Ra3

**32-bit Equivalent:** SUBRI 3T5(Rt3), 3T5(Ra3), 0

**Purpose:** Perform a negation operation to a register and write the result to a register.

**Description:** This instruction negates the content of Ra3 and writes the result into Rt3.

# **Operations:**

$$Rt3 = -Ra3;$$

**Exceptions:** None

Privilege level: All



### 9.8.22. NOT33 (Not)

**Type:** 16-bit Baseline Version 3(m)

Forma	• Official						
15	¹⁴ Release	8	6	5	3	2	0
1	MISC33 111111	]	Rt3	Ra	<b>1</b> 3	NO 0	T33 11

Syntax: NOT33 Rt3, Ra3

**32-bit Equivalent:** NOR 3T5(Rt3), 3T5(Ra3), 3T5(Ra3)

**Purpose:** Perform a bit-wise NOT operation to the content of a register and write the result to a register.

**Description:** This instruction performs a bit-wise NOT operation to the content of Rt3 and Ra3, then writes the result into Rt3.

# **Operations:**

$$Rt3 = \sim Ra3;$$

**Exceptions:** None

Privilege level: All



### 9.8.23. OR_SLLI (Logical Or with Shift Left Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	Format:		official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	0 ALU_1 100000		Rt	R	la	R	b	S	h	OR_ 00:	SLLI 100

**Syntax:** OR_SLLI Rt, Ra, Rb, sh

OR Rt, Ra, Rb(sh=0)

**Purpose:** Perform a bit-wise logical OR operation on the content of a register and a logically left-shifted register value.

**Description:** This instruction performs a bit-wise logical OR operation on the content of Ra and a logically left-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

# **Operations:**

$$Rt = Ra \mid (Rb \ll sh);$$

**Exceptions:** None

Privilege level: All



### 9.8.24. OR_SRLI (Logical Or with Shift Right Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_1 Rt 100000		R	la	R	b	S	h		SRLI 101	

**Purpose:** Perform a bit-wise logical OR operation on the content of a register and a logically right-shifted register value.

**Description:** This instruction performs a bit-wise logical OR operation on the content of Ra and a logically right-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

# **Operations:**

$$Rt = Ra \mid (Rb \gg sh);$$

**Exceptions:** None

Privilege level: All



# 9.8.25. OR33 (Bit-wise Logical Or)

**Type:** 16-bit Baseline Version 3(m)

Forma	t:	Official						
15	14	Relea _{se}	8	6	5	3	2	0
1		MISC33		Rt3		Ra3		233
	111111						11	11

Syntax: OR33 Rt3, Ra3

**32-bit Equivalent:** OR 3T5(Rt3), 3T5(Rt3), 3T5(Ra3)

**Purpose:** Perform a bit-wise logical OR operation on the contents of two registers.

**Description:** This instruction perform a bit-wise logical OR operation on the contents of Rt3 and Ra3, and then writes the result into Rt3.

# **Operations:**

$$Rt3 = Rt3 \mid Ra3;$$

**Exceptions:** None

Privilege level: All



### 9.8.26. POP25 (Pop Multiple Words from Stack and Return)

**Type:** 16-bit Baseline Version 3(m)

Format	:	Official				
15	14	Release	6	5	4	0
1	POP25		Re		imm5u	
1		11111001	ĸe		mmiju	

Syntax: POP25 Re, imm8u

where the imm8u is the immediate value to be added to SP for starting address calculation and its allowed values are multiple of 8 in the range from 0-248. The mapping equation of imm8u and imm5u is:

imm8u = imm5u << 3

### 32-bit Equivalent:

**Purpose:** Pop multiple 32-bit words from stack, adjust stack pointer, and return

**Description:** This instruction performs three operations –

<u>Operation 1:</u> Load multiple 32-bit words from sequential memory locations specified by the stack pointer (R31) and imm5u into a list of GPRs specified as follows:

Re(Value)	Re(Syntax)	<gprs list=""></gprs>	Starting address	
0	R6	R6, fp, gp, lp	sp + imm5u<<3	
1	R8	R6, R7, R8, fp, gp, lp	sp + imm5u<<3	
2	R10	R6, R7, R8, R9, R10, fp, gp, lp	sp + imm5u<<3	
3	R14	R6, R7, R8, R9, R10, R11, R12, R13,	sp + imm5u<<3	
3	K14	R14, fp, gp, lp	sp + mmiou<<3	



<u>Operation 2:</u> Modify stack pointer according to Re and (imm5u << 3). The final stack pointer value will be:

Re(Value)		Re(Syntax)	Stack Pointer
0			sp = sp + imm5u << 3 + 16
1	R	lelease	sp = sp + imm5u << 3 + 24
2		R10	sp = sp + imm5u << 3 + 32
3		R14	sp = sp + imm5u << 3 + 48

#### Operation 3: Return

$$pc = lp$$

This instruction can only handle word aligned memory access.

### **Operations:**

```
Operation 1:
 TNReg = Count_Registers(GPRs_list);
 VA = sp + imm5u \ll 3;
 if (!word-aligned(VA)) {
      Generate_Exception(Data_Alignment_Check);
 for (i = 0 \text{ to } 31) {
     if (GPRs_list[i] == 1) {
         (PA, Attributes) = Address_Translation(VA, PSW. DT);
         Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
         If (Excep_status == NO_EXCEPTION) {
             Ri = Load_Memory(PA, Word, Attributes);
             VA = VA + 4;
         } else {
             Generate_Exception(Excep_status);
         }
     }
 }
Operation 2:
 sp = sp + imm5u \ll 3;
 sp = sp + (TNReg * 4);
Operation 3:
   pc = lp;
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, read protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check, branch target alignment

- On an exception event, the value left in sp is unchanged.
- On an exception event, UNPREDICTABLE values are left in destination registers.

**Interruption:** When an interrupt comes before operation 2, the instruction may be interruptible depending on implementation. When an interrupt comes upon or after operation 2, the instruction is non-interruptible.

Privilege level: All



#### 9.8.27. PUSH25 (Push Multiple Words to Stack and Set FE)

**Type:** 16-bit Baseline Version 3(m)

Format	: <b>:</b>	Official				
15	14	Relea ⁷ se	6	5	4	0
1		PUSH25	1	Do	•	F
1	11111000		Re		imm5u	

Syntax: PUSH25 Re, imm8u

where the imm8u is the immediate value to be subtracted with SP for the SP adjustment and its allowed values are multiple of 8 in the range from 0 to 248. The mapping equation of imm8u and imm5u is:

imm8u = imm5u << 3

#### 32-bit Equivalent:

**Purpose:** Push multiple 32-bit words to stack, adjust stack pointer, and move pc value to R8.

**Description:** This instruction performs three operations –

Operation 1: This operation is exactly the same as smw.adm R6, [sp], Re, #0xe

A. Store multiple 32-bit words from a list of GPRs specified as follows into sequential memory locations specified by the stack pointer (R31):

Re(Value)	Re(Syntax)	<gprs list=""></gprs>					
0	R6	R6, fp, gp, lp					
1	R8	R6, R7, R8, fp, gp, lp					
2	R10	R6, R7, R8, R9, R10, fp, gp, lp					
3	R14	R6, R7, R8, R9, R10, R11, R12, R13, R14, fp, gp, lp					



#### B. Modify stack pointer value according to register counts in <GPRs list>

Re(Value)	Re(Syntax)	Stack Pointer
0	R6	sp = sp - 16
1	Offi ^{R8} ial	sp = sp - 24
2	R10	sp = sp - 32
3	le le la Se	sp = sp - 48

<u>Operation 2:</u> sp = sp - imm5u << 3

Operation 3: If (Re  $\geq$ = 1) R8 = concat (PC(31,2), 2`b0)

This instruction can only handle word aligned memory access.

#### **Operations:**

```
Operation 1A:
 TNReg = Count_Registers(GPRs_list);
 VA = sp - (TNReg * 4)
 if (!word-aligned(VA)) {
      Generate_Exception(Data_Alignment_Check);
 for (i = 0 \text{ to } 31) {
     if (GPRs list[i] == 1) {
         (PA, Attributes) = Address Translation(VA, PSW. DT);
         Excep_status = Page_Exception(Attributes, PSW. POM, LOAD);
         If (Excep_status == NO_EXCEPTION) {
             Ri = Store_Memory(PA, Word, Attributes);
             VA = VA + 4:
         } else {
             Generate_Exception(Excep_status);
     }
Operation 1B:
   sp = sp - (TNReg * 4);
Operation 2:
   sp = sp - imm5u \ll 3;
Operation 3:
   If (Re >= 1)
       R8 = concat (PC(31, 2), 2 b0);
```





**Exceptions:** TLB fill, non-leaf PTE not present, leaf PTE not present, write protection, page modified, access bit, TLB VLPT miss, machine error, data alignment check

• The value left in sp is unchanged on an exception event as if this instruction has not been executed.

**Interruption:** When an interrupt comes before operation 1B, the instruction may be interruptible depending on implementation. When an interrupt comes during or after operation 1B, the instruction is non-interruptible.

Privilege level: All



#### 9.8.28. SUB_SLLI (Subtraction with Shift Left Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_1 100000		Rt	R	la	R	b	S	h		_SLLI 001

**Syntax:** SUB_SLLI Rt, Ra, Rb, sh

SUB Rt, Ra, Rb (sh=0)

**Purpose:** Subtract the content of a register and a logically left-shifted register value.

**Description:** This instruction subtracts a logically left-shifted register value of Rb from the content of Ra, then writes the result to Rt. The shift amount is specified by sh.

## **Operations:**

$$Rt = Ra - (Rb \ll sh);$$

**Exceptions:** None

Privilege level: All



#### 9.8.29. SUB_SRLI (Subtraction with Shift Right Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	0	fficial								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	ALU_ 10000		Rt	R	la	R	b	S	h		SRLI 01

**Syntax:** SUB_SRLI Rt, Ra, Rb, sh

SUB Rt, Ra, Rb (sh=0)

**Purpose:** Subtract the content of a register and a logically right-shifted register value.

**Description:** This instruction subtracts a logically right-shifted register value of Rb from the content of Ra, then writes the result to Rt. The shift amount is specified by sh.

## **Operations:**

$$Rt = Ra - (Rb \gg sh);$$

**Exceptions:** None

Privilege level: All



## 9.8.30. XOR_SLLI (Logical Exclusive Or with Shift Left Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:	C	official								
31	30	25	24 20	19	15	14	10	9	5	4	0
0	0 ALU_1 100000		Rt	F	Ra	R	?b	;	sh		2_SLLI 0011

**Syntax:** XOR_SLLI Rt, Ra, Rb, sh

XOR Rt, Ra, Rb (sh=0)

**Purpose:** Perform a bit-wise logical XOR operation on the content of a register and a logically left-shifted register value.

**Description:** This instruction performs a bit-wise logical XOR operation on the content of Ra and a logically left-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

## **Operations:**

$$Rt = Ra \wedge (Rb \ll sh);$$

**Exceptions:** None

Privilege level: All



#### 9.8.31. XOR_SRLI (Logical Exclusive Or with Shift Right Logical Immediate)

**Type:** 32-bit Baseline Version 3

Form	at:		Official								
31	30	<b>25</b>	24 20	19	15	14	10	9	5	4	0
0	ALU 1000		Rt	R	la .	R	b	S	h		_SRLI 1111

**Syntax:** XOR_SRLI Rt, Ra, Rb, sh

XOR Rt, Ra, Rb (sh=0)

**Purpose:** Perform a bit-wise logical XOR operation on the content of a register and a logically right-shifted register value.

**Description:** This instruction performs a bit-wise logical XOR operation on the content of Ra and a logically right-shifted register value of Rb, then writes the result to Rt. The shift amount is specified by sh.

## **Operations:**

$$Rt = Ra \wedge (Rb >> sh);$$

**Exceptions:** None

Privilege level: All



#### 9.8.32. XOR33 (Bit-wise Logical Exclusive Or)

**Type:** 16-bit Baseline Version 3(m)

Forma	t:	Official						
15	14	Release	8	6	5	3	2	0
1		MISC33 111111		Rt3	R	a3	хол 10	r33 01

Syntax: XOR33 Rt3, Ra3

**32-bit Equivalent:** XOR 3T5(Rt3), 3T5(Rt3), 3T5(Ra3)

**Purpose:** Perform a bit-wise logical Exclusive OR operation on the content of two registers.

**Description:** This instruction performs a bit-wise logical Exclusive OR operation on the content of Rt3 and Ra3, and then writes the result to Rt3.

## **Operations:**

$$Rt3 = Rt3 ^ Ra3;$$

**Exceptions:** None

Privilege level: All



#### 9.9. 16-bit EX9IT Extension

The following EX9IT extension instruction is added to improve code density.

## 9.9.1. EX9.IT (Execution on Instruction Table)

**Type:** 16-Bit ex9it extension

Format1:

15	14	9	8	5	5	4		0
1	EX9	IT.		imm Au (I O)	·			
1	1101	101		imm4u (!=0)			imm5u	

#### Format2:

15	14	5	4		0
1	EX9	9.IT		\$	
1	101110	01010		imm5u	

Syntax: EX9.IT imm9u

format1: imm9u = imm4u * 32 + imm5u

format2: imm9u = imm5u

**Purpose:** Fetch an instruction from the instruction table and execute this instruction.

**Description:** This instruction will do two operations:

Operation 1: Get a 32-bit instruction data from the instruction table. If the instruction table is hard-wired (ITB.HW == 1), imm9u is the index of the instruction table. Otherwise (ITB.HW == 0), the instruction is in the memory address specified by [(ITB.ADDR + imm9u) << 2]. Operation 2: If the 32-bit instruction data contains two 16-bit instructions, only the first 16-bit instruction will be executed. If the 32-bit instruction data is a 32-bit instruction, execute the 32-bit instruction.



#### **Operations:**

```
If (ITB. HW == 1) {
       Inst = Instruction_Table[imm9u];
       Execute(Inst);
     } else {
        VAddr = JTB ADDR << 2 + Zero_Extend(imm9u << 2);
        (PAddr_Attributes) = Address_Translation(Vaddr, PSW. IT);
        Excep_status = Page_Exception(Attributes, PSW. POM, Fetch);
        If (Excep_status == NO_EXCEPTION) {
            Inst = Fetch_Memory(PAddr, WORD, Attributes);
            Execute(Inst);
        } else {
           Generate_Excepti on(Excep_status);
        }
     }
   Execute (Inst) {
      IF (Inst[31] == 1) {
        16bitInst = Inst[31:16];
        If (16bitInst == ex9.it)
            Generate Reserved Instruction Exception;
        else
            Execute 16bitInst based on ANDES ISA SPEC;
      } el se {
       If (Inst. OP == JI \text{ and } Inst[24] == J) {
             PC = concat(PC(31, 25), Inst(23, 0) << 1);
        } else if (Inst. OP == JI and Inst[24] == JAL) {
             R30 = PC + 2;
             PC = concat(PC(31, 25), Inst(23, 0) << 1);
        } else if (Inst == JRAL) || (Inst == JRAL.xTON) || (Inst == JRALNEZ)
|| (INST == BGEZAL) || (Inst == BLTZAL) {
             RT = PC + 2; /*For B^{**}ZAL RT is R30 */
             All the other operations are the same as that defined in ANDES ISA
SPEC:
        } else {
             Execute Inst based on ANDES ISA SPEC;
        }
   }
```



**Interruption:** This instruction is interruptible.

**Exceptions:** TLB fill, Non-leaf PTE not present, Leaf PTE not present, Read protection,

Non-execute page, Access bit, TLB VLPT miss, Machine error, Reserved instruction

Privilege level: All-

**Note:** 

• Ex9.it uses the encoding of V2's break16 whose SWID is greater than 31. V3 ISA does not support a break16 instruction whose SWID is greater than 31.

- This instruction is supported only when MSC_CFG.EIT is set. Otherwise, ANDES core should generate a reserved instruction exception.
- Ex9.it is a 16-bit (2 bytes) instruction. So, regardless of the width of the fetched and executed instruction from the instruction table, the next sequential address of the executed instruction should be treated as PC+2. After the execution of an Ex9.it instruction, the PC should be updated by "PC+2" if the executed 32-bit instruction from the instruction table is a non-branch instruction or a not-taken conditional branch instruction.

Release



# 10. Instruction Latency for AndesCore Implementations

This chapter lists the instruction latency information for the AndesCore families in the following sections:

- 10.1 N13 Family Implementation on page 394
- 10.2 N10 Family Implementation on page 400
- 10.3 N8 Family Implementation on page 409



## 10.1. N13 Family Implementation

#### 10.1.1. Instruction Latency due to Resource Dependency

This section describes the AndesCore N13 instruction latency between a producer instruction and a corresponding consumer instruction. This information is useful for compiler optimization.

#### **Terminology**

- Producer: An instruction that produces a new register state.
- Consumer: An instruction that consumes the new register state produced by a producer.
- Latency: The minimum number of cycles between the completion of a producer and that of a consumer. Assuming a producer and its corresponding consumer cannot complete at the same time, the smallest possible latency is 1.
- Bubble: The minimum number of extra cycles that exceeds the smallest possible latency (i.e. 1) between the completion of a producer and that of a consumer. Thus it is equal to (latency 1).

#### **Producer/Consumer Instruction Group**

Producer/Consumer Instruction Group

Producer /Consumer Group	Instructions	Note	
ALU	ADDI, SUBRI, ANDI, ORI, XORI, SLTI, SLTSI, MOVI, SETHI, ADD, SUB, AND, OR, NOR, XOR, SLT, SLTS, SVA, SVS, SEB, SHE, ZEB, ZEH, WSBH, CMOVZ, CMOVN, SLLI, SRLI, SRAI, ROTRI, SLL, SRL, SRA, ROTR	Result in general register R; sources from general register R	
MUL	MUL	Result in general register R	
M2D	MULTS64, MULT64, MULT32, MADDS64, MADD64, MSUBS64, MSUB64, MADD32, MSUB32	Result in accumulator register D	



# • Unique Producer Instruction Group

Producer Group	Instructions	Note
LD_D Off Rel	LWI[.bi], LHI[.bi], LHSI[.bi], LBI[.bi],  LBSI[.bi], LW[.bi], LH[.bi], LHS[.bi], LB[.bi],  LBS[.bi], LWUP, LLW	Load instructions which have the data register as the produced state.
LD_A	LWI.bi, LHI.bi, LHSI.bi, LBI.bi, LBSI.bi, LW.bi, LH.bi, LHS.bi, LB.bi, LBS.bi	Load instructions which have the base address register as the produced state.
SCW	SCW	
MISC_E2	MFUSR, MFSR, JAL, JRAL, BGEZAL, BLTZAL	
DIV	DIV, DIVS	

## • Unique Consumer Instruction Group

Consumer Group	Instructions	Note
ST_D	SWI[.bi], SHI[.bi], SBI[.bi], SW[.bi], SH[.bi], SB[.bi], SWUP, SCW	Store instructions which have the data register as the consumed state.
MEM_A	LWI[.bi], LHI[.bi], LHSI[.bi], LBI[.bi], LBSI[.bi], LW[.bi], LH[.bi], LHS[.bi], LB[.bi], LBS[.bi], LWUP, LLW, LMW, SWI[.bi], SHI[.bi], SBI[.bi], SW[.bi], SH[.bi], SB[.bi], SWUP, SCW, SMW, DPREF, DPREFI	LD/ST instructions which have the base address register as the consumed state.
BR	JR, RET, JRAL, BEQ, BNE, BEQZ, BNEZ, BGEZ, BLTZ, BGTZ, BLEZ, BGEZAL, BLTZAL	
MFUSR  MISC_E1	MFUSR  TLBOP TRD, TLBOP TWR, TLBOP RWR,  TLBOP RWLK, TLBOP UNLK, TLBOP PB,  TLBOP INV, CCTL, ISYNC, MTSR, MTUSR	



In AndesCore N13, a producer and its corresponding consumer normally have a latency of 1. Cases that need special attention or deviate from this general rule of thumb are described below.

No	Producer	Consumer	Latency		
	Dependency on general register Rx				
1	Relea	SE ALU, ST_D, BR	2		
2	LD_D	MUL, M2D, MEM_A, MISC_E1	3		
3	2477	ALU, ST_D, BR	2		
4	MUL	MUL, M2D, MEM_A, MISC_E1	3		
5a	ALU, MISC_E2	MUL, M2D, MEM_A, MISC_E1	2		
5b*	LD_A	MUL, M2D, MEM_A, MISC_E1	2		
6	COM	ALU, ST_D, BR	3		
7	SCW	MUL, M2D, MEM_A, MISC_E1	2		
	Dependency or	n accumulator register Dx or multiplication E1 resour	ce		
8	M2D	M2D, MFUSR	2		
9	DIV	All D.,	Variable (32 –		
9	DIV	All Dx consumer	CLZ(ra)) + 3		
	For the following L	MW related producers, assumes LMW loading N reg	isters:		
		Aligned LMW			
	Dependency on the	he highest-numbered register in register list for LMW	.i or		
	Dependency on	the lowest-numbered register in register list for LMV	V.d		
10	LMW.i or LMW.d	ALU, ST_D, BR	N+1		
10	base not in list,	ALO, S1_D, DK	1111		
	LMW.i or LMW.d				
11	base is the	MUL, M2D, MEM_A, MISC_E1	N+2		
	dependency reg,	MOL, MES, MEM_A, MISC_EI	1412		
	LMW.im or LWM.dm				
	Dependency NOT on the highest-numbered register in register list for LMW.i or				
Dependency NOT on the lowest-numbered register in register list for LMW.d					



No	Producer	Consumer	Latency		
12	LMW.i or LMW.d	ALU, ST_D, BR	N		
13	base not in list, LMW.im	MUL, M2D, MEM_A, MISC_E1	N+1		
	Fix	ed latency despite dependency relationship			
14	LMW.i base in list, but not highest-numbered reg, LMW.d base in list, but not lowest-numbered reg	ALL	N+3		
	Un-Aligned LMW				
15	Rule 9-13	Rule 9-13	(Rule 9-13 latency)+1		

*Note: Rule 5b exists when the configuration flag "NDS_POSTWRITE_E1_BYPASS" is turned off. Turning on configuration flag "NDS_POSTWRITE_E1_BYPASS" makes all LD_A consumers have a latency of 1.

The following instructions have a fixed latency without considering any resource dependency relationships.

Instruction	Latency
RET (correct target	3
prediction)	3
DSB	5
ISB, IRET	10
DIV DIVE	Variable (3 – 34)
DIV, DIVS	[i.e. 3+floor(log2(abs(Rb)))]
TLBOP Invalidate VA 10	
TLBOP Invalidate All	98



Instruction	Latency
DPREF/DPREFI (miss	4
dcache)	4



(Official)



## 10.1.2. Cycle Penalty due to N13 Pipeline Control Mishaps Recovery

This section describes the AndesCore N13 pipeline execution cycle penalties caused by recovering certain unlucky events.

o i i cidi		
Re Event Type	Penalty (Bubble)	
un-aligned 32-bit instruction fetch after pipeline start/flush	1	
branch mis-prediction	5/6	
uTLB miss/MTLB hit on small page PTE	4	
uTLB miss/MTLB hit on large page PTE	6	
uTLB miss/MTLB miss/HPTWK prefetch buffer hit	7	
(no large page in use)	1	
uTLB miss/MTLB miss/HPTWK prefetch buffer hit	9	
(with large page in use)		



## 10.2. N9/N10 Family Implementation

#### 10.2.1. Dependency-related Instruction Latency

This section describes the AndesCore N10 instruction latency between a producer instruction and a corresponding consumer instruction. This information is useful for compiler optimization.

#### **Terminology**

- Producer: An instruction that produces a new register state.
- Consumer: An instruction that consumes the new register state produced by a producer.
- Latency: The minimum number of cycles between the completion of a producer and that of a consumer. Assuming a producer and its corresponding consumer cannot complete at the same time, the smallest possible latency is 1.
- Bubble: The minimum number of extra cycles that exceeds the smallest possible latency (i.e. 1) between the completion of a producer and that of a consumer. Thus it is equal to (latency -1).

#### **Producer/Consumer Instruction Groups**

• Producer/Consumer Instruction Group

Producer /Consumer Group	Instructions	Note
ALU	ADDI, SUBRI, ANDI, ORI, XORI, SLTI, SLTSI, MOVI, SETHI, ADD, SUB, AND, OR, NOR, XOR, SLT, SLTS, SVA, SVS, SEB, SHE, ZEB, ZEH, WSBH, CMOVZ, CMOVN, SLLI, SRLI, SRAI, ROTRI, SLL, SRL, SRA, ROTR, BITC, BITCI	Result in general register R; sources from general register R
MUL	MUL, MADDR32, MSUBR32, MULR64, MULSR64	Result in general register R
M2D	MULTS64, MULT64, MULT32, MADDS64, MADD64, MSUBS64, MSUB64, MADD32, MSUB32	Result in accumulator register D



Produc		Instructions	Note
MOVD_O	Off	MOVD44	Odd Register of MOVD44
MOVD_E	Rel	MOVD44 ease	Even Register of MOVD44

## • Unique Producer Instruction Group

Producer Group	Instructions	Note
		Load instructions
LD_D_bi	LWI.bi, LHI.bi, LHSI.bi, LBI.bi, LBSI.bi, LW.bi,	which have the data
LD_D_01	LH.bi, LHS.bi, LB.bi, LBS.bi, LWUP, LLW	register as the
		produced state
		Load instructions
LD_D_!bi	LWI, LHI, LHSI, LBI, LBSI, LW, LH, LHS, LB,	which have the data
LD_D_:01	LBS, LWUP, LLW	register as the
		produced state
MELICO CD	MFUSR GR ← D	Result in general
MFUSR_GR	Mrusk Gk ~ D	register R
		Generate
SCW	scw	success/failure status
		in general register R
DIV	DIV, DIVS, DIVR, DIVSR	
	LMW.i with dependency on the	
	highest-numbered register in register list,	
LMW_iHdL_nup	LMW.d with dependency on the	
	lowest-numbered register in register list, and	
	both have no base register update.	



# • Unique Consumer Instruction Group

Consumer Group	Instructions	Note	
		Store instructions	
ST_D_RI!bi	SWI, SHI, SBI	which have the data	
SI_D_RI:DI	SW1, SH1, SB1	register as the	
(Rel	ease)	consumed state	
		Store instructions	
CT D DDIL	Chi ch ch chilb con	which have the data	
ST_D_RR!bi	SW, SH, SB, SWUP, SCW	register as the	
		consumed state	
		Store instructions	
CIT. D. DVI	GWILL GWILL GDVL	which have the data	
ST_D_RIbi	SWI.bi, SHI.bi, SBI.bi	register as the	
		consumed state	
		Store instructions	
	SW.bi, SH.bi, SB.bi	which have the data	
ST_D_RRbi		register as the	
		consumed state	
		LD/ST instructions	
	LWI, LHI, LHSI, LBI, LBSI, LW, LH, LHS, LB,	(non-bi form) which	
MEM_A_!bi	LBS, LWUP, LLW, LMW, SWI, SHI, SBI, SW,	have the base address	
	SH, SB, SWUP, SCW, SMW, DPREF, DPREFI	registers (Ra or Rb) as	
		the consumed state	
		LD/ST instructions (bi	
	LWI.bi, LHI.bi, LHSI.bi, LBI.bi, LBSI.bi, LW.bi,	form) which have the	
MEM_A_bi_Ra	LH.bi, LHS.bi, LB.bi, LBS.bi, SWI.bi, SHI.bi,	base address register	
	SBI.bi, SW.bi, SH.bi, SB.bi	Ra as the consumed	
		state	



Consumer Group	Instructions	Note
MEM_A_bi_RbOff	LW.bi, LH.bi, LHS.bi, LB.bi, LBS.bi, SW.bi, SH.bi, SB.bi	LD/ST instructions (bi form) which have the base address register Rb as the consumed state
BR	JR, RET, JRAL, BEQ, BNE, BEQZ, BNEZ, BGEZ, BLTZ, BGTZ, BLEZ, BGEZAL, BLTZAL, BEQC, BNEC	
MISC	TLBOP TRD, TLBOP TWR, TLBOP RWR, TLBOP RWLK, TLBOP UNLK, TLBOP PB, TLBOP INV, CCTL, ISYNC, MTSR, MTUSR	Consumes general register R
ALU_SHIFT_Ra	ADD_SLLI, ADD_SRLI, AND_SLLI, AND_SRLI, OR_SLLI, OR_SRLI, SUB_SLLI, SUB_SRLI, XOR_SLLI, XOR_SRLI	Operand Ra of ALU_SHIFT instructions
ALU_SHIFT_Rb	ADD_SLLI, ADD_SRLI, AND_SLLI, AND_SRLI, OR_SLLI, OR_SRLI, SUB_SLLI, SUB_SRLI, XOR_SLLI, XOR_SRLI	Operand Rb of ALU_SHIFT instructions
MAC_RaRb	MUL, MADDR32, MSUBR32, MULR64, MULSR64	Operand Ra or Rb of multiply instructions
MAC_Rt	MADDR32, MSUBR32, MULR64, MULSR64	Operand Rt of MAC instructions

In AndesCore N9/N10, a producer and its corresponding consumer normally have a latency of 1. Cases that need special attention or deviate from this general rule of thumb are described below.



NI.	Producer	Consumer	Latency	
No			2R1W	3R2W
		MEM_A_!bi,		
1	Offici	MEM_A_bi_Ra,	2	2
1		ALU, MAC_RaRb, BR, ALU_SHIFT_Rb,	۵	۵
	Relea	MISC, DIV, MOVD_E		
2	LD_D_!bi, MUL,	MEM_A_bi_Rb, MOVD_O	1	2
3	MFUSR_GR,	ALU_SHIFT_Ra	1	1
4	LMW_iHdL_nup*	ST_D_RI!bi	2	1
		ST_D_RR!bi	1	1
		ST_D_RIbi	2	1
5		ST_D_RRbi	2	1
		MEM_A_!bi,		
6		MEM_A_bi_Ra,	3	3
	COM	ALU, MUL, BR, MISC		
7	SCW	MEM_A_bi_Rb	2	3
8		ST_D_!bi	2	2
9		ST_D_bi	3	2

^{*} Note that this dependency latency does not include the fixed self-stalling latency described in the next section for LMW instructions.



#### 10.2.2. Self-stall-related Instruction Latency

Official

The following instructions have a fixed latency caused by self-stalling without considering any resource dependency relationships for all register file configurations.

Instruction / Instruction Category	Latency
RET (correct target prediction)	1
DSB	3
ISB, IRET	5
MUL (Slow config)	18
M2D (Slow config)	20
DIV, DIVS	Variable (4 – 35)
DIV, DIVS	[i.e. 4+floor(log2(abs(Rb)))]
LSMW1_A	N
LSMW2_A	N+1
LSMW1_U	N+1
LSMW2_U	N+2
TLBOP Invalidate VA	3
TLBOP Invalidate All	65

- (1) All LMW/SMW instructions here are loading N registers.
- (2) *LSMW1_A* denotes a LMW/SMW instruction *with no* base register update, and accessing word-aligned addresses.
- (3) *LSMW2_A* denotes a LMW/SMW instruction *with* base register update, and accessing word-aligned addresses.
- (4) *LSMW1_U* denotes a LMW/SMW instruction *with no* base register update, and accessing word-unaligned addresses.
- (5) *LSMW2_U* denotes a LMW/SMW instruction *with* base register update, and accessing word-unaligned addresses.
- (6) M2D indicates instructions in the instruction group described in the previous section.
- (7) *MUL* and *M2D* of the "fast configuration" have a latency of 1.





The following instructions have a fixed latency caused by self-stalling without considering any resource dependency relationships for the 2R1W register file configuration.

Off	Instru	ction	Latency
	Load	.bi	2
Rel	Store(.bi)	[R+R]	2

Official



## 10.2.3. Cycle Penalty due to N9/N10 Pipeline Control Mishap Recover

This section describes the AndesCore N9/N10 pipeline execution cycle penalties caused by recovering certain unlucky events.

o i i cidi		
Re Event Type	Penalty (Bubble)	
un-aligned 32-bit instruction fetch after pipeline start/flush	1	
branch mis-prediction	2	
uTLB miss/MTLB hit on small page PTE	4	
uTLB miss/MTLB hit on large page PTE	6	
uTLB miss/MTLB miss/HPTWK prefetch buffer hit	7	
(no large page in use)	1	
uTLB miss/MTLB miss/HPTWK prefetch buffer hit	9	
(with large page in use)	9	



#### 10.2.4. Cycle Penalty due to Resource Contention

This section describes the cycle penalties, caused by resource contention, of instructions after a data prefetch instruction if the data prefetch instruction misses the cache. The following instructions incur additional cycle penalties if they follow the data prefetch instruction too closely.

Instruction	
(cause resource contention with a previous missed DPREF)	
LD/ST instructions	
CCTL (D-type)	
ISYNC	
MSYNC	

The number of cycle penalties depends on the current state of LSU which represents different levels of LSU resource contention.

LSU FSM State	Penalty (Bubble)
IDLE	0
FILL	2
DRAIN/WB	M+1-N
Others	1

- (1) M means the number of the words in a cache line.
- (2) *N* means the number of the instructions between the data prefetch instruction and any instruction in the above instruction table.
- (3) The cycle penalty of M+1-N is the worst case scenario assuming that the N instructions in (2) do not cause pipeline stall.



## 10.3. N8 Family Implementation

#### 10.3.1. Dependency-related Instruction Latency

This section describes the AndesCore N8 instruction latency between a producer instruction and a corresponding consumer instruction. This information is useful for compiler optimization.

## **Terminology**

- Producer: An instruction that produces a new register state.
- Consumer: An instruction that consumes the new register state produced by a producer.
- Latency: The minimum number of cycles between the completion of a producer and that of a consumer. Assuming a producer and its corresponding consumer cannot complete at the same time, the smallest possible latency is 1.
- Bubble: The minimum number of extra cycles that exceeds the smallest possible latency (i.e. 1) between the completion of a producer and that of a consumer. Thus it is equal to (latency -1).

#### **Producer/Consumer Instruction Groups**

Producer/Consumer Instruction Group

Producer /Consumer Group	Instructions	Note
ALU	ADDI, SUBRI, ANDI, ORI, XORI, SLTI, SLTSI, MOVI, SETHI, ADD, SUB, AND, OR, NOR, XOR, SLT, SLTS, SVA, SVS, SEB, SHE, ZEB, ZEH, WSBH, CMOVZ, CMOVN, SLLI, SRLI, SRAI, ROTRI, SLL, SRL, SRA, ROTR, BMSKI33, FEXTI33, MOVPI45, NEG33, NOT33	Result in general register R; sources from general register R
MUL	MUL	Result in general register R
MOVD_E	MOVD44	Even Register of MOVD44



Producer /Consumer Group	Instructions	Note
MOVD_O	MOVD44	Odd Register of MOVD44
PUSH25_SP_Re0	PUSH25 (Re = 0)	SP of push25
PUSH25_SP_Re!0	PUSH25 (Re > 0)	SP of push25
POP25_SP	POP25	SP of pop25

## • Unique Producer Instruction Group

Producer Group	Instructions	Note
LD_D	LWI[.bi], LHI[.bi], LHSI[.bi], LBI[.bi], LBSI[.bi], LW[.bi], LH[.bi], LHS[.bi], LB[.bi], LBS[.bi]	Load instructions which have the data register as the produced state
LMW_iHdL_nup	LMW.i with dependency on the highest-numbered register in register list, LMW.d with dependency on the lowest-numbered register in register list, and both have no base register update.	
PUSH25_R8	PUSH25 (Re >= 1)	R8 of push25
POP25_D	POP25	

## • Unique Consumer Instruction Group

Consumer Group	Instructions	Note
ST_D	SWI, SHI, SBI, SW, SH, SB, SWI.bi, SHI.bi, SBI.bi, SW.bi, SH.bi, SB.bi	Store instructions which have the data register as the consumed state
MEM_A_!bi	LWI, LHI, LHSI, LBI, LBSI, LW, LH, LHS, LB, LBS, LMW, SWI, SHI, SBI, SW, SH, SB, SMW	Ra and Rb (for LW, LH, LHS, LB, LBS, SW, SH, and SB only) of LD/ST instructions (non-bi form)



Consumer Group	Instructions	Note
MEM_A_bi_Ra	LWI.bi, LHI.bi, LHSI.bi, LBI.bi, LBSI.bi, LW.bi, LH.bi, LHS.bi, LB.bi, LBS.bi, SWI.bi, SHI.bi, SBI.bi, SW.bi, SH.bi, SB.bi	Ra of the listed LD/ST instructions
MEM_A_bi_Rb Rele	LW.bi, LH.bi, LHS.bi, LB.bi, LBS.bi, SW.bi, SH.bi, SB.bi	Rb of the listed LD/ST instructions
BR	JR, RET, JRAL, BEQ, BNE, BEQZ, BNEZ, BGEZ, BLTZ, BGTZ, BLEZ, BGEZAL, BLTZAL, BEQC, BNEC	
PUSH25_D	PUSH25	Registers to be pushed
MISC	ISYNC, MTSR	Consumes general register R

In AndesCore N8, a producer and its corresponding consumer normally have a latency of 1.

Table 72. N8 Producer-Consumer Latency

No	Producer	Consumer	Latency
		ALU, MUL, MOVD_E, MOVD_O, ST_D, MEM_A_bi_Rb, BR, MISC,	1
1	ALU, MUL, MOVD_O, LD_D_!bi, LMW_iHdL_nup, PUSH25_R8,	PUSH25_D  MEM_A_bi_Ra,	
	LD_A_bi, PUSH25_SP_Re0	MEM_A_!bi, POP25_SP, PUSH25_SP_Re0,	2
		PUSH25_SP_Re!0	
2	MOVD_E, POP25_SP, LD_D_bi, PUSH25_SP_Re!0, POP25_D	All consumers	1



#### 10.3.2. Execution Latency

Table 73. N8 Instruction Execution Latency

Instruction Type	Latency	Descriptions	
	Этпсі	32-bit: ADD, ADDI, AND, ANDI, CMOVN, CMOVZ, MOVI,	
l F	Relea	NOR, OR, ORI, ROTR, ROTRI, SEB, SEH, SETHI, SLL, SLLI,	
		SLT, SLTI, SLTS, SLTSI, SRA, SRAI, SRL, SRLI, SUB,	
		SUBRI, SVA, SVS, WSBH, XOR, XORI, ZEB, ZEH.	
ALLI Data Operation		16-bit: ADD333, ADD45, ADDI333, ADDI45, MOV55,	
ALU Data Operation	1	MOVI55, SEB33, SEH33, SLLI333, SLT45, SLTI45, SLTS45,	
		SLTSI45, SRAI45, SRLI45, SUB333, SUB45, SUBI333,	
		SUBI45, X11B33, XLSB33, ZEB33, ZEH33,	
		ADDRI36.SP, NEG33, NOT33, XOR33, AND33, OR33,	
		BMSKI33, FEXTI33, MOVPI45.	
M let le (E. c)		32-bit: MUL	
Multiply (Fast)	1	16-bit: MUL33	
Multiply and	0	MADDD29 MCIIDD29	
Accumulation (Fast)	2	MADDR32, MSUBR32	
	15	32-bit: MUL	
Multiply (Small)	17	16-bit: MUL33	
Multiply and	18	MADDR32, MSUBR32	
Accumulation (Small)	10	MADDIGE, MSCBIGE	
Divide	12-37	DIVR, DIVSR (4 cycles if dividend==0)	
		BGEZAL, BLTZAL, J, JAL, JR, JRAL, RET	
Control Transfer		BEQ, BNE, BEQZ, BNEZ, BGEZ, BLTZ, BGTZ, BLEZ, BEQC,	
		BNEC	
Load Single without			
Post-increment 2 LW, 1		LW, LWI, LH, LHI, LB, LBI, etc	
Load Single with	0		
Post-increment	3	LW.bi, LWI.bi, LH.bi, LHI.bi, LB.bi, LBI.bi, etc	



Instruction Type	Latency	Descriptions
Store Single with	1	SWI, SWI.bi, SHI. SHI.bi, SBI. SBI.bi, etc
Immediate Offset		
Store Single with	Offici	SW, SW.bi, SH, SH.bi, Sb, SB.bi, etc
Register Offset		
Load Multiple	Cenega	LMW
Load Multiple with	N+2	LMW.m
base-register Update		
Store Multiple	N	SMW
Store Multiple with	N+1	SMW.m
base-register Update		
Push with Re < 1	M+1	PUSH25
Push with Re >= 1	M+2	PUSH25
Pop	M+5	POP25
Move Double	2	MOVD
Resume Operations	4	ISB, IRET, Interruption
Miscellaneous	1	MFSR, MTSR, DSB, ISYNC, MSYNC, STANDBY

- 3. An ideal AHB-Lite system bus is assumed here. All fetch/load/store operations through the system bus cost no extra delay cycles other than the two cycles of address and data phrases.
- 4. "N" represents the number of destination registers indicated by LMW and SMW instructions via the begin, end and enable fields.
- 5. "M" represents the number of registers to be pushed/popped by the push and pop instructions.



## 10.3.3. Data Hazard Penalty

#### Table 74. N8 Data Hazard Penalty

Event Type	Extra Penalty
The destination register of the current instruction is used as the source register	
of the address calculation by the following load, store or control transfer instruction.	1

#### 10.3.4. Miscellaneous Penalty

#### Table 75. N8 Miscellaneous Penalty

Event Type	Extra Penalty
Unaligned 32-bit instruction fetch after pipeline flushes (redirect or resume	1
events)	1