

Dual Enhancement Mode MOSFET (N-and P-Channel)

Features

N-Channel 60V/5A,

$$R_{DS(ON)} = 38m\Omega \text{ (typ.)} @ V_{GS} = 10V$$

 $R_{DS(ON)} = 55m\Omega \text{ (typ.)} @ V_{GS} = 4.5V$

- P-Channel
 - -60V/-3.5A,

$$R_{DS(ON)} = 80 m\Omega \text{ (typ.)} @ V_{GS} = -10 V$$

 $R_{DS(ON)} = 100 m\Omega \text{ (typ.)} @ V_{GS} = -4.5 V$

- · Super High Dense Cell Design
- Reliable and Rugged
- · Lead Free Available (RoHS Compliant)


Applications

 Power Management in FAN, LCD Inverter Systems

Pin Description




Top View of SOP – 8



N-Channel MOSFET P-Channel MOSFET

Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C for MSL classification at lead-free peak reflow temperature.

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Absolute Maximum Ratings $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	N Channel	P Channel	Unit	
V _{DSS}	Drain-Source Voltage	Drain-Source Voltage			
V _{GSS}	Gate-Source Voltage		±25	±25	V
I _D *	Continuous Drain Current	5	-3.5	Α	
I _{DM} *	Pulsed Drain Current	20	-14	ζ	
l _S *	Diode Continuous Forward Current	2.5	-2.5	Α	
TJ	Maximum Junction Temperature	150		ů	
T _{STG}	Storage Temperature Range	-55 to 150)	
D *	P_D^* Power Dissipation $ \frac{T_A=25^{\circ}C}{T_A=100^{\circ}C} $		2	2	W
r _D			0	.8	VV
R _{θJA} *	Thermal Resistance-Junction to Amb	ient	62	2.5	°C/W

Note:

Electrical Characteristics $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Condition	nn -	A	APM4588K		
Symbol	Parameter	rest Condition	Min.	Тур.	p. Max. Un		
Static C	haracteristics						
BV _{DSS}	Drain-Source Breakdown	V _{GS} =0V, I _{DS} =250μA		60			V
D V DSS	Voltage	V _{GS} =0V, I _{DS} =-250μA	P-Ch	-60			V
		V _{DS} =48V, V _{GS} =0V	N-Ch			1	
	Zero Gate Voltage Drain	T _J =85	°C			30	μΑ
I _{DSS}	Current	V _{DS} =-48V, V _{GS} =0V	P-Ch			-1	
		T _J =85	°C P-CII			-30	
\/	Cata Throphold Voltage	$V_{DS}=V_{GS}$, $I_{DS}=250\mu A$	N-Ch	1	2	2.5	V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{DS}=-250\mu A$	P-Ch	-1	-2	-2.5	V
	Cata Laakaga Current	$V_{GS}=\pm 25V, V_{DS}=0V$	N-Ch			±100	_
I _{GSS}	Gate Leakage Current	$V_{GS}=\pm 25V, V_{DS}=0V$	P-Ch			±100	nA
		V _{GS} =10V, I _{DS} =5A	N-Ch		38	52	
K DC(ON)	Drain-Source On-State	V _{GS} =-10V, I _{DS} =-3.5A	P-Ch		80	100	m ()
	Resistance	V _{GS} =4.5V, I _{DS} =4A	N-Ch		55	75	mΩ
		V _{GS} =-4.5V, I _{DS} =-3.1A	P-Ch		100	135	

^{*}Surface Mounted on $1in^2$ pad area, $t \le 10sec$.



Electrical Characteristics (Cont.) $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

		T 10 III	APM4588K			11	
Symbol	Parameter	Test Condition	rest Condition			Max.	Unit
Diode C	haracteristics						
\/ a	Diada Farward Valtaga	I _{SD} =2.5A, V _{GS} =0V			0.8	1.1	V
V_{SD}^{a}	Diode Forward Voltage	I _{SD} =-2.5A, V _{GS} =0V	P-Ch		-0.8	-1.1	V
Dynamic	c Characteristics ^b						
D	Gate Resistance	$V_{GS}=0V, V_{DS}=0V, F=1MHz$	N-Ch		1.6		0
R_{G}	Gate Resistance	V _{GS} =UV, V _{DS} =UV, F= HVII IZ	P-Ch		8		Ω
	Input Capacitance	N-Channel	N-Ch		915		
C_{iss}	Imput Capacitance	$V_{GS}=0V$, $V_{DS}=30V$,	P-Ch		1050		
C	Output Capacitance	Frequency=1.0MHz	N-Ch		70		nΕ
C_{oss}	Output Capacitance	P-Channel	P-Ch		70		pF
	Reverse Transfer	$V_{GS}=0V$,	N-Ch		45		Ì
C_{rss}	Capacitance	V _{DS} =-30V, Frequency=1.0MHz	P-Ch		50		
	Turn on Dalou Time	N-Channel	N-Ch		9	17	
$t_{d(ON)}$	Turn-on Delay Time	V_{DD} =30V, R_L =30 Ω ,	P-Ch		7	14	
_	Turn on Diag Time	$I_{DS}=1A, V_{GEN}=10V,$	N-Ch		6	12	
T_r	Turn-on Rise Time	$R_G=6\Omega$	P-Ch		8	15	
	Turn off Dalou Time	D. Oh annal	N-Ch		25	46	ns
$t_{d(OFF)}$	Turn-off Delay Time	P-Channel V_{DD} =-30V, R_L =30 Ω ,	P-Ch		47	86	
_	Town off Fall Times	I _{DS} =-1A, V _{GEN} =-10V,	N-Ch		5	10	1
T_f	Turn-off Fall Time	$R_G=6\Omega$	P-Ch		17	32	
	D	N-Channel	N-Ch		27		
t _{rr}	Reverse Recovery Time	I_{SD} =5A, dI_{SD}/dt =100A/ μ s	P-Ch		27		ns
	Davisara Davisara Oharas	P-Channel	N-Ch		30		
Q _{rr}	Q _{rr} Reverse Recovery Charge	I_{SD} =-3.5A, dI_{SD}/dt =100A/ μ s	P-Ch		30		nC
Gate Ch	arge Characteristics ^b				•		
	Total Cata Charge	N-Channel	N-Ch		19	27	
Q_g	Total Gate Charge	V _{DS} =30V, V _{GS} =10V,	P-Ch		22	31	
	Coto Source Charge	I _{DS} =5A	N-Ch		4.4		20
Q_gs	Gate-Source Charge	P-Channel	P-Ch		2.8		nC
	Coto Drain Charge	V _{DS} =-30V, V _{GS} =-10V,	N-Ch		4.4		
Q _{gd} Gate	Gate-Drain Charge	I _{DS} =-3.5A	P-Ch		5		

Notes:


- a : Pulse test ; pulse width≤300ms, duty cycle≤2%.
- b : Guaranteed by design, not subject to production testing.

0.0



Typical Characteristics


N-Channel




80 T_j- Junction Temperature (°C)


100 120 140 160

40 60



Safe Operation Area






Thermal Transient Impedance

Square Wave Pulse Duration (sec)




N-Channel


Output Characteristic




Drain-Source On Resistance



Drain-Source On Resistance




Gate Threshold Voltage






N-Channel

Drain-Source On Resistance




T_j- Junction Temperature (°C)

Source-Drain Diode Forward




VsD - Source - Drain Voltage (V)

Capacitance



Gate Charge





6

Downloaded from Elcodis.com electronic components distributor




P-Channel






Safe Operation Area




Thermal Transient Impedance






P-Channel


Output Characteristics




Drain-Source On Resistance



Drain-Source On Resistance




Gate Threshold Voltage






P-Channel

Drain-Source On Resistance




T_j- Junction Temperature (°C)

Source-Drain Diode Forward




-Vsp - Source - Drain Voltage (V)

Capacitance



Gate Charge




Downloaded from Elcodis.com electronic components distributor



Packaging Information

SOP-8 pin (Reference JEDEC Registration MS-012)




Dim	Millim	neters	Inc	hes
Dilli	Min.	Max.	Min.	Max.
А	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
E	3.80	4.00	0.150	0.157
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27	BSC	0.50	BSC
φ1	0°	8°	0°	8°



Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material: 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Entectic Process - Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Reliability Test Program


Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C,5 SEC
HOLT	MIL-STD 883D-1005.7	1000 Hrs Bias @ 125°C
PCT	JESD-22-B, A102	168 Hrs, 100% RH, 121°C
TST	MIL-STD 883D-1011.9	-65°C ~ 150°C, 200 Cycles

Carrier Tape & Reel Dimensions





Carrier Tape & Reel Dimensions(Cont.)



Application	Α	В	С	J	T1	T2	W	Р	E
	330±1	62 ± 1.5	12.75 + 0.1 5	2 + 0.5	12.4 +0.2	2± 0.2	12 + 0.3 - 0.1	8± 0.1	1.75± 0.1
SOP-8	F	D	D1	Po	P1	Ao	Во	Ko	t
	5.5 ± 0.1	1.55±0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2± 0.1	2.1± 0.1	0.3±0.013

onsions

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP-8	12	9.3	2500

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd.,

Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel: 886-2-89191368 Fax: 886-2-89191369 (mm)