



Quartus II 64-Bit - C:/Users/Oscar/Desktop/Andres Martinez/SD 2/tallerdig/Taller1 - Taller1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

- Files
 - shiftme.vhd
 - components.vhd
 - bitcount.vhd

Tasks

Flow: Compilation

Task

- > Fitter (Place & Route)
- > Assembler (Generate programming files)
- > TimeQuest Timing Analysis
- > EDA Netlist Writer
- > Program Device (Open Programmer)

Flow Summary

Flow Status: Successful - Wed Dec 07 23:28:33 2016

Quartus II 64-Bit Version: 13.0.0 Build 156 04/24/2013 S3 Full Version

Revision Name: Taller1

Top-level Entity Name: bitcount

Family: Cyclone IV GX

Device: EP4CGX158N11C7

Timing Models: Final

Total logic elements: 21 / 14,400 (< 1 %)

Total combinational functions: 21 / 14,400 (< 1 %)

Dedicated logic registers: 15 / 14,400 (< 1 %)

Total registers: 15

Total pins: 17

Total virtual pins: 0

Total memory bits: 0

Embedded Multiplier 9-bit elements: 0

Total GXB Receiver Channel PCS: 0

Total GXB Receiver Channel PMA: 0

Total GXB Transmitter Channel PCS: 0 / 2 (0 %)

Total GXB Transmitter Channel PMA: 0 / 2 (0 %)

Total PLLs: 0 / 3 (0 %)

Quartus II

Full Compilation was successful (10 warnings)

OK

Messages

Type ID Message

- > 204019 Generated file Taller1_vhd.sdo in folder "C:/Users/Oscar/Desktop/Andres Martinez/SD 2/tallerdig/simulation/modelsim/" for EDA simulation tool
- > Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
- > 293000 Quartus II Full Compilation was successful. 0 errors, 10 warnings

System (2) / Processing (126)

100% 00:00:17

23:28 7/12/2016

Quartus II 64-Bit - C:/Users/Oscar/Desktop/Andres Martinez/SD 2/tallerdig/Taller1 - Taller1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

- Files
 - shiftme.vhd
 - components.vhd
 - bitcount.vhd

Tasks

Flow: Compilation

Task

- > Compile Design
- > Analysis & Synthesis
- > Fitter (Place & Route)
- > Assembler (Generate programming files)
- > TimeQuest Timing Analysis
- > EDA Netlist Writer

Flow Summary

Flow Status: Successful - Wed Dec 07 23:22:07 2016

Quartus II 64-Bit Version: 13.0.0 Build 156 04/24/2013 S3 Full Version

Revision Name: Taller1

Top-level Entity Name: bitcount

Family: Cyclone IV GX

Device: EP4CGX158N11C7

Timing Models: Final

Total logic elements: 21

Total combinational functions: 21

Dedicated logic registers: 15

Total registers: 15

Total pins: 17

Total virtual pins: 0

Total memory bits: 0

Embedded Multiplier 9-bit elements: 0

Total GXB Receiver Channel PCS: 0

Total GXB Receiver Channel PMA: 0

Total GXB Transmitter Channel PCS: 0

Total GXB Transmitter Channel PMA: 0

Total PLLs: 0

Messages

Type ID Message

- > 16010 Generating hard block partition "hard_block:auto_generated_inst"
- > 21057 Implemented 38 device resources after synthesis - The final resource count might be different
- > Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning

System / Processing (15)

100% 00:00:03

23:24 7/12/2016