

## Khulna University of Engineering & Technology (KUET), Khulna Department of Computer Science and Engineering (CSE)

## **CSE 4224: Digital System Design Laboratory**

Title: Design of an Arithmetic Logic Unit (ALU).

Name : Md. Noyan Ali

Roll : 1607021

Lab : 2

Date : 27/04/2021

objectives: The objectives of this experiment are noted below:

ond true/complement on one/zero anithmetic

(first years tryin) and

- storito circuit.
- tions.
  - digital system. and finally implementation

. ", a + i A on and

is of xop, and not openations,

action to the charge the OF eperation we decreed the carry

Introduction: Anithmetic and Logic Unit (ALU) has eight anithmetic operations and four logical operations. It has three selector variables \$2.51 and \$0. Which select eight operations with another input cin (input carry bit).

When the selector bet so the three bits si, so and cin are used to select eight anithmetic operations. And when so I, the next si, so and cin bets are used to select logical operations such as or, xor, AND and NOT operations.

or operation:  $s_2=1$ , imput carry a is zero in each stage and  $s_is_0=00$ , it should generate the function  $F_i=A$ . To change the or operation we must change the input of each full adder circuit from  $A_i$  to  $A_i'+B_i'$ .

3

AND Operation: when SEL, SISO FIO it works as

AND operation, F = A; OB; We generate AND opera =

tion F: = AiB; some boolean function obtain when

Sesiso = 110 then,

Fi =  $\triangle$  X;  $\triangle$  Yi = (A;  $\triangle$  Ki)  $\triangle$  B; = A; B; + K; B; + A; K; B;

result reveals if variable Ki=B; , then

Fi = AiBi + Bi B; + A; B; Bi = AiB;

The conclusion is that, if his ored with B! when sesso.

= 110 then the output is AND generated.

The imput of each full alter circuit we specified by the Buolean function,

 $X_{i} = A + 525i56b_{i} + 525i56b_{i}$   $Y_{i} = 30B_{i} + 51B_{i}$   $Z = 32C_{i}$ 

when seco then,

But of the Ki = AL. 19 ) 18 - Toolhange

1010 diplo 00 Y; = SoB; + SiB;

Zi = e'

arithmetic operations are performed.

when siers then,

7: = 3. B; + 5, B;

e and is allow has zig = Q , but a constant

logical operations are performed.

Circuit Diagnam: 2-bet ALU circuit diagnam son logical operations are drawn below:




Figure L: Circuit Diagram fon 2-bet ALU

Experimental result: My reall, is 460702; son A = 62 and

-	1	3/6/10	100h	1 2	Las all in
-	selection				Output
-	52	51	3.	Cim	Loud F3 F2 F1 F0
	0	0	0	0	00000
,	0	0	0		0010
1	000	000	Ann	110554	Mi 1 0 000 1 01
	0	0	1	1	0100
	10	1	0	0	0000
	150	1	0	1	0001
1	10	1	1	0	0001
1	0	1	1	1.	0 010
1-	L	0	80	×	0011
+	1	0	<b>1</b>	×	001
1	1	1	<b>&gt;</b> 0	×	0000
	1	1	<b>&amp;</b>	*	1101

Table 1: results of operations

Corelusion: In this laboratory, the purpose of this experiment was obtained perfectly. We performed 8 arcithmetic and 4 logical operations using the Arcithmetics and Logic Drit (ALU). In addition we designed Full Addet and One-tremo circuit perfectly.

Total 1: recults of openations