



Khulna University of Engineering & Technology (KUET), Khulna
Department of Computer Science and Engineering (CSE)

CSE 4224: Digital System Design Laboratory

Title: Design of an Arithmetic Logic Unit (ALU).

Name : Md. Noyan Ali

Roll : 1607021

Lab : 2

Date : 27/04/2021

Md. Noyan Ali
Roll - 1607021

①

Objectives: The objectives of this experiment are noted below:

i) gathering knowledge about adders (half and full) and true/complement or one/zero arithmetic logic and circuit.

ii) gathering knowledge about arithmetic and logical circuit.

iii) implementation of arithmetic and logical operations.

iv) gathering knowledge for design of digital system and finally implementation of digital system.

②

1607021

Introduction: Arithmetic and Logic Unit (ALU) has eight arithmetic operations and four logical operations. It has three selector variables s_2, s_1 and s_0 which select eight operations with another input c_{in} (input carry bit).

When the selector bit $s_2=0$, the three bits s_1, s_0 and c_{in} are used to select eight arithmetic operations. And when $s_2=1$, the next s_1, s_0 and c_{in} bits are used to select logical operations such as OR, XOR, AND and NOT operations.

OR operation: $s_2=1$, input carry c_{in} is zero in each stage and $s_1 s_0 = 00$, it should generate the function $F_i = A_i$. To change the OR operation we must change the input of each full adder circuit from A_i to $A_i + B_i$.

③

1607021

AND Operation: When $s_2 = 1$, $s_1 s_0 \neq 10$ it works as AND operation, $F = A_i \odot B_i$. We generate AND operation $F_i = A_i B_i$, some boolean function obtain when $s_2 s_1 s_0 = 110$ then,

$$F_i = X_i \oplus Y_i = (A_i \oplus K_i) \oplus B_i = A_i B_i + K_i B_i + A_i K_i B_i$$

result reveals if variable $K_i = B_i$, then

$$F_i = A_i B_i + B_i B_i + A_i B_i B_i = A_i B_i$$

The conclusion is that, if A_i ORed with B_i when $s_2 s_1 s_0 = 110$ then the output is AND generated.

The input of each full adder circuit we specified by the Boolean function,

$$X_i = A + s_2 s_1 s_0 B_i + s_2 s_1 s_0' B_i'$$

$$Y_i = s_0 B_i + s_1 B_i'$$

$$Z = s_2 C_i$$

(*)

160702.1

when $s_2 = 0$ then,

$$x_i = A_i$$

$$y_i = s_0 B_i + s_1 B_i$$

$$z_i = C_i$$

arithmetic operations are performed.

When $s_1 = 1$ then,

$$x_i = A_i$$

$$y_i = s_0 B_i + s_1 B_i$$

$$z_i = 0$$

logical operations are performed.

5

1607021

Circuit Diagram: 2-bit ALU circuit diagram for logical operations are drawn below:




Figure 1: Circuit Diagram for 2-bit ALU

⑥

1607021

Experimental Result: My roll is 160702, so $A = 02$ and $B = 1$. So the results are -

selection				Output
S_2	S_1	S_0	Cin	Carry F_3 F_2 F_1 F_0
0	0	0	0	0 0 0 0
0	0	0	1	0 0 1 0
0	0	1	0	0 0 1 0
0	0	1	1	0 1 0 0
0	1	0	0	0 0 0 0
0	1	0	1	0 0 0 1
0	1	1	0	0 0 0 1
0	1	1	1	0 0 1 0
1	0	0	X	0 0 1 1
1	0	1	X	0 0 0 0 0 0 1 1
1	1	0	X	0 0 0 0
1	1	1	X	1 1 0 1

Table 1: Results of operations

7

1307001

Conclusion: In this laboratory, the purpose of this experiment was obtained perfectly. We performed 8 arithmetic and 4 logical operations using the Arithmetic and Logic Unit (ALU). In addition, we designed Full Adder and One/zero circuit perfectly.

0000	1	1	0	0
0001	0	0	1	00
1000	1	0	1	00
1001	0	1	1	00
0100	1	1	1	0
1100	X	0 X	0	1
0000 1100	X	1 X	0	1
0000	X	0 X	1	1
1011	X	1 X	1	1

Logic 1: results of operations