[CSED211] Introduction to Computer Software Systems

Lecture 11: Cache Memory

Prof. Jisung Park



2023.11.08

Lecture Agenda


- Cache Memory Organization and Operation
- Performance Impact of Caches
 - The Memory Mountain
 - Rearranging Loops to Improve Spatial Locality
 - Using Blocking to Improve Temporal Locality

Recall: Locality

 Principle of Locality: programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

 Recently referenced items are likely to be referenced again in the near future




Spatial locality:


 Items with nearby addresses tend to be referenced close together in time




Example Memory Hierarchy




General Cache Concepts



General Cache Concepts: Hit



General Cache Concepts: Miss




General Caching Concepts: 3 Types of Cache Misses


- Compulsory miss (or cold miss)
 - Occurs because any cache starts empty: the first reference to the block
- Capcity miss
 - o Occurs when the set of active cache blocks (working set) is larger than the cache
- Conflict miss
 - Occurs when the level-k cache is large enough, but multiple data objects all map to the same level-k block
 - Most caches limit blocks at level (k+1) to a small subset (sometimes a singleton) of the block positions at level k set associative cache
 - e.g., Referencing blocks $0 \rightarrow 8 \rightarrow 0 \rightarrow 8 \rightarrow 0 \rightarrow 8 \rightarrow ...$ would miss every time if block i at level (k+1) must be placed in block $(i \mod 4)$ at level (k+1)

Cache Memory


- Cache memory is small, fast SRAM-based memory
 - Which is automatically managed in hardware
 - Holds frequently accessed blocks of main memory
- CPU first looks for data in caches (e.g., L1, L2, and L3), then in main memory



Recall: Modern CPU Design



What It Really Looks Like




What It Really Looks Like (Cont.)

Intel Sandy Bridge processor die

L1: 32-KB instruction + 32-KB data


• **L2**: 256 KB

○ **L3**: 3~20MB



General Cache Organization

- Cache size C = S × E × B
 - S: # of sets in cache
 - E: # of lines per set
 - B: cache line (or block) size





Cache Read

- Five steps of cache-line read
 - Locate the set
 - Check if any line exists in the set
 - Check if the tag matches
 - Check the valid bit
 - Locate data starting at the offset

$S = 2^s \text{ sets} <$


Address of Word:





Valid Bit


- Direct mapped: one line per set
 - Assume: cache block size is 8 bytes




Address of int:

t bits s bits b bits


- Direct mapped: one line per set
 - Assume: cache block size is 8 bytes



- Direct mapped: one line per set
 - Assume: cache block size is 8 bytes



- Direct mapped: one line per set
 - Assume: cache block size is 8 bytes



Upon miss (i.e., !(2 && 3 && 4)): old line is evicted and replaced

- Configurations
 - M: 16-byte address space (4-bit addresses)
 - B: 2^1 bytes per block (b = 1: 1-bit block offset)
 - E: 20 blocks per set
 - \circ S: 2^2 sets in the cache


<i>t</i> =1	s=	<i>b</i> =1	
t _o	s ₁	s ₀	b ₀

Address Trace (1-Byte Reads):

0

 $[0000_{2}]$

Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 20 blocks per set
- \circ S: 2^2 sets in the cache

<i>t</i> =1	s=	s=2		
t _o	s_1	s ₀	b ₀	

0	[0 <u>00</u> 0 ₂]	Miss
1	[0 <u>00</u> 1 ₂]	Hit
7	[0 <u>11</u> 1 ₂]	Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 2º blocks per set
- \circ S: 2^2 sets in the cache

t=1	s=2		<i>b</i> =1	
t _o	s ₁	s ₀	b ₀	

0	[0 <u>00</u> 0 ₂]	Miss
1	[0 <u>00</u> 1 ₂]	Hit
7	[0 <u>11</u> 1 ₂]	Miss
8	[1 <u>00</u> 0 ₂]	Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 20 blocks per set
- \circ S: 2^2 sets in the cache

t=1	s=2		<i>b</i> =1
t _o	s ₁	s ₀	b ₀


0	[0 <u>00</u> 0 ₂]	Miss
1	[0 <u>00</u> 1 ₂]	Hit
7	[0 <u>11</u> 1 ₂]	Miss
8	[1 <u>00</u> 0 ₂]	Miss
0	[0 <u>00</u> 0 ₂]	Miss




- E = 2 lines per set
 - Assume: cache block size is 8 bytes




t bits s bits b bits




• E = 2 lines per set




• E = 2 lines per set



• E = 2 lines per set




- Configurations
 - M: 16-byte address space (4-bit addresses)
 - B: 2^1 bytes per block (b = 1: 1-bit block offset)
 - E: 2⁰ 2¹ blocks per set
 - \circ S: 2^2 21 sets in the cache



Address Trace (1-Byte Reads):


0 [00002]

Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 2⁰ 2¹ blocks per set
- \circ S: 2^2 21 sets in the cache




0	[00 <u>0</u> 0 ₂]	Miss
1	[00 <u>0</u> 1 ₂]	Hit
7	[01 <u>1</u> 1 ₂]	Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 2⁰ 2¹ blocks per set
- \circ S: 2^2 21 sets in the cache




0	[00 <u>0</u> 0 ₂]	Miss
1	[00 <u>0</u> 1 ₂]	Hit
7	[01 <u>1</u> 1 ₂]	Miss
8	[1000 ₂]	Miss




Configurations

- M: 16-byte address space (4-bit addresses)
- B: 2^1 bytes per block (b = 1: 1-bit block offset)
- E: 2⁰ 2¹ blocks per set
- \circ S: 2^2 21 sets in the cache



0	[00 <u>0</u> 0 ₂]	Miss
1	[00 <u>0</u> 1 ₂]	Hit
7	[01 <u>1</u> 1 ₂]	Miss
8	[10 <u>0</u> 0 ₂]	Miss
0	[00 <u>0</u> 0 ₂]	Hit




What About Writes?

- Multiple copies of data exist across memory hierarchy
 - L1, L2, L3, main memory, and disk
- Write-hit handling
 - Write-through: write the data immediately to memory
 - Write-back: defer write to memory until replacement of line
 - Need a dirty bit to mark whether the line is different from memory or not
- Write-miss handling
 - Write-allocate: load into cache and update line in cache
 - Good if more writes to the location follow
 - No-write-allocate: write immediately to memory
- Typically: [write-through + no-write-allocate] or [write-back + write-allocate]

Why Index Using Middle Bits?

- Direct mapped: one line per set
 - Assume: cache block size is 8 bytes






Illustration of Indexing Approaches


- 64-byte memory → 6-bit addresses
- 16-byte direct-mapped cache
 - Block size: 4 bytes
 - Direct mapped: one-block per set \rightarrow 4 sets
- 2-bit block offset, 2-bit set index → 2-bit tag


Set 0		
Set 1		
Set 2		
Set 3		

_	_	
		0000xx
		0001xx
		0010xx
		0011xx
		0100xx
		0101xx
		0110xx
		0111xx
		1000xx
		1001xx
		1010xx
		1011xx
		1100xx
		1101xx
		1110xx
		1111xx
•	•	

Middle-Bit Indexing

- Addresses of form ttssbb
 - o tt: tag bits
 - o ss: set index bits
 - o bb: offset bits
- Makes good use of spatial locality





High-Bit Indexing


• Addresses of form ssttbb


o tt: tag bits

ss: set index bits

o bb: offset bits


 Program with high spatial locality would generate lots of conflicts





Intel Core i7 Cache Hierarchy

- L1 i-cache and d-cache
 - 32 KB, 8 ways
 - Access latency: 4 cycles
- L2 unified cache
 - o 256 KB, 8 ways
 - Access latency: 11 cycles
- L3 unified cache
 - 8 MB, 16 ways
 - Acc. lat.: 30 40 cycles
- Block size
 - 64 bytes for all caches




Example: Intel Core i7 L1 Data Cache

Configurations


- 32-KB 8-way set associative
- 64 bytes per block
- 47-bit address range

B =
$$64 (b = 6)$$

S = $64 (s = 6)$
E = $8 (e = 3)$
C = $32,768 = 2^{15}$



Address of Word:




Example: Intel Core i7 L1 Data Cache


Configurations

- 32-KB 8-way set associative
- 64 bytes per block
- o 47-bit address range

B = 64 (b = 6)
S = 64 (s = 6)
E = 8 (e = 3)
C = 32,768 =
$$2^{15}$$

Address of Word:





Cache Perfomance Metrics

- Miss rate: fraction of memory references not found in cache
 - 1 (hit rate)
 - Typical numbers (in percentages)
 - 3-10% for L1
 - Can be quite small (e.g., < 1%) for L2, depending on size, etc.
- Hit time: time to deliver a line in the cache to the processor
 - Includes time to determine whether the line is in the cache
 - Typical numbers
 - 4 clock cycles for L1
 - 10 clock cycles for L2
- Miss penalty: additional time required because of a miss
 - Typically 50-200 cycles for main memory (trend: increasing)

Let's Think About Those Numbers

- Huge difference between the hit time and the miss penalty
 - Could be 100×, if just L1 and main memory
- High performance impact of hit/miss rate
 - \circ e.g., 99% hit rate \rightarrow 97% hit rate
 - Assumptions
 - Hit time: 1 cycle
 - Miss penalty: 100 cycles
 - Average access time:
 - 97% hits: 0.97×1 cycle + 0.03×100 cycles = **3.97 cycles**
 - 99% hits: 0.99×1 cycle + 0.01×100 cycles = **1.99 cycles**
 - 99% hit rate is twice as good as 97%
 - → This is why miss rate is used instead of hit rate

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)
- Key idea: our qualitative notion of locality is quantified through our understanding of cache memory

Lecture Agenda

- Cache memory organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

The Memory Mountain

- Read throughput (read bandwidth)
 - Number of bytes read from memory per second (MB/s)
- Memory mountain
 - Measured read throughput as a function of spatial and temporal locality
 - Compact way to characterize memory system performance.

Memory Mountain Test Function


- Call test() with many combiations of # of elements and stride
- For each combination
 - Call test() once to warm up the caches
 - Call test() again and measure the read throughput (MB/s)

```
long data[MAXELEMS]; // Global array to traverse
// test - Iterate over first "elems" elements of
          array "data" with stride of "stride",
          using 4x4 loop unrolling.
int test(int elems, int stride) {
    long i, sx2=stride*2, sx3=stride*3, sx4=stride*4;
    long acc0 = 0, acc1 = 0, acc2 = 0, acc3 = 0;
    long length = elems, limit = length - sx4;
    // Combine 4 elements at a time
    for (i = 0; i < limit; i += sx4) {
        acc0 = acc0 + data[i];
        acc1 = acc1 + data[i + stride];
        acc2 = acc2 + data[i + sx2];
        acc3 = acc3 + data[i + sx3];
    // Finish any remaining elements
    for (; i < length; i++)</pre>
        acc0 = acc0 + data[i];
    return ((acc0 + acc1) + (acc2 + acc3));
```

The Memory Mountain

- Core i7 Haswell
 - 2.1-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 256-KB L2 cache
 - 8-MB L3 cache
 - o 64-B block size

Slopes of Spatial Locality



Lecture Agenda

- Cache memory organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality


Matrix Multiplication Example

- Description
 - Multiply N×N matrices
 - \circ O(N³) total operations
 - N reads per source elements
 - N values summed per destination
 - But may be able to hold in register

```
/* ijk */
for (i = 0; i < n; i++) {
  for (j = 0; j < n; j++) {
    sum = 0.0; Variable sum held in register
    for (k = 0; k < n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
}</pre>
```

Miss Rate Analysis for Matrix Multiply

- Assumptions
 - Line size: 32 bytes (big enough for four 64-bit words)
 - Matrix dimension (N) is very large
 - Approximate 1/N as 0.0
 - Cache is not even big enough to hold multiple rows
- Analysis Method: look at the access pattern of inner loop



Layout of C Arrays in Memory (Review)

- In C language, an array is allocated in row-major order
 - each row in contiguous memory locations
- Stepping through columns in one row

```
for (i = 0; i < N; i++)
  sum += a[0][i];</pre>
```

- Accesses successive elements
- If block size B > 4 bytes, exploit spatial locality
 - Compulsory miss rate = 4 bytes / B
- Stepping through rows in one column

```
for (i = 0; i < n; i++)
  sum += a[i][0];</pre>
```


- Accesses distant elements
- No spatial locality
 - Compulsory miss rate = 1 (i.e., 100%)

Matrix Multiplication (ijk)

Misses per inner loop iteration

```
a: 0.25b: 1.0c: 0.0
```

```
/* ijk */
for (i = 0; i < n; i++) {
  for (j = 0; j < n; j++) {
    sum = 0.0;
    for (k = 0; k < n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```



Matrix Multiplication (kij)

Misses per inner loop iteration

```
a: 0.0b: 0.25c: 0.25
```

```
/* kij */
for (k = 0; k < n; k++) {
  for (i = 0; i < n; i++) {
    r = a[i][k];
    for (j = 0; j < n; j++)
        c[i][j] += r * b[k][j];
  }
}</pre>
```


Inner Loop a b c (i, k) (k, *) (i, *) Fixed Row-wise Row-wise

Matrix Multiplication (jki)

Misses per inner loop iteration

```
a: 1.0b: 0.0c: 1.0
```

```
/* jki */
for (j = 0; j < n; j++) {
  for (k = 0; k < n; k++) {
    r = b[k][j];
    for (i = 0; i < n; i++)
        c[i][j] += a[i][k] * r;
  }
}</pre>
```



Summary of Matrix Multiplication


- ijk (& jik)
 - o 2 loads and 0 store
 - misses per iteration = 1.25

- kji (& ikj)
 - o 2 loads, 1 store
 - misses per iteration = 0.5

- jki(& kji)
 - o 2 loads and 1 store
 - o misses per iteration = 2.0

```
for (i = 0; i < n; i++) {      /* ijk */
    for (j = 0; j < n; j++) {
      sum = 0.0;
    for (k = 0; k < n; k++)
      sum += a[i][k] * b[k][j];
    c[i][j] = sum;
    }
}</pre>
```

Core i7 Matrix Multiply Performance




Lecture Agenda

- Cache memory organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality


Example: Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n * n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
  int i, j, k;
  for (i = 0; i < n; i++)
    for (j = 0; j < n; j++)
      for (k = 0; k < n; k++)
        c[i * n + j] += a[i * n + k] * b[k * n + j];
```




Cache Miss Analysis

- Assumptions
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- First iteration
 - o n/8 + n = 9n/8 misses



Afterwards in cache




Cache Miss Analysis


- Assumptions
 - Matrix elements are doubles
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
- First iteration

$$\circ$$
 n/8 + n = 9n/8 misses

- Second iteration
 - Same as the first iteration
- Total misses


$$0 \quad 9n/8 \times n^2 = 9/8 \times n^3$$





Blocked Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n * n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b,
         double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i += B)
      for (j = 0; j < n; j += B)
        for (k = 0; k < n; k += B)
  B x B mini matrix multiplications */
          for (i1 = i; i1 < i + B; i++)
            for (j1 = j; j1 < j + B; j++)
              for (k1 = k; k1 < k + B; k++)
                c[i1 * n + j1] +=
                  a[i1 * n + k1] *
                  b[k1 * n + j1];
```



Cache Miss Analysis

- Assumptions
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: $3B^2 < C$
- First (block) iteration
 - o B²/8 misses for each block
 - \circ 2n/B × B²/8 = nB/4 (omitting matrix c)

a * b = c


Block Size: B x B


Afterwards in cache

n/B Blocks

Cache Miss Analysis

- Assumptions
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks fit into cache: $3B^2 < C$
- First (block) iteration
 - \circ B²/8 misses for each block
 - \circ 2n/B × B²/8 = nB/4 (omitting matrix c)
- Second (block) iteration
 - Same as the first iteration
- Total misses
 - o $nB/4 \times (n/B)^2 = n^3/4B$





Blocking Summary

- No blocking: 9/8 × n³
- Blocking: $(1/4B) \times n^3$
- Suggest largest possible block size **B**, but limit 3**B**² < C
- Reason for dramatic difference
 - Matrix multiplication has inherent temporal locality
 - Input data: $3n^2$, computation: $2n^3$
 - Every array elements used O(n) times
 - But program has to be written properly


Cache Summary

- Cache can have significant performance impact
- You can (or had better to) write your programs to exploit this
 - Focus on the inner loops, where bulk computations and memory accesses occur
 - o Try to maximize spatial locality by sequentially reading data objects with stride 1
 - Try to maximize temporal locality using a read data object as much as possible

The Memory Mountain


- Core i5 Haswell
 - 3.1-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 256-KB L2 cache
 - 8-MB L3 cache
 - o 64-B block size

Slopes of Spatial Locality



Cache Capcity Effects from Memory Mountain

- Core i7 Haswell
 - 2.1-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 256-KB L2 cache
 - o 8-MB L3 cache
 - o 64-B block size



Working set size (bytes)


Cache Block Size Effects from Memory Mountain

- Core i7 Haswell
 - 2.1-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 256-KB L2 cache
 - o 8-MB L3 cache
 - o 64-B block size




Modeling Block Size Effects from Mem. Mountain

- Core i7 Haswell
 - 2.1-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 256-KB L2 cache
 - 8-MB L3 cache
 - 64-B block size



2008 Memory Mountain

- Core 2 Duo
 - 2.4-GHz clock freq.
 - o 32-KB L1 d-cache
 - o 6-MB L2 cache
 - o 64-B block size



[CSED211] Introduction to Computer Software Systems

Lecture 11: Cache Memory

Prof. Jisung Park



2023.11.08