Authors' Biographies

Çetin Kaya Koç

Çetin Kaya Koç received his Ph.D. in Electrical and Computer Engineering from University of California Santa Barbara in 1988. He was an assistant professor at University of Houston (1988–1992) and assistant, associate and full professor at Oregon State University (1992–2007). He established Information Security Laboratory at OSU and guided 14 Ph.D. students, 8 of who are currently professors. In September 2001, he received Oregon State University Research Award for outstanding and sustained research leadership.

His research interests are in algorithms and architectures for cryptography, computer arithmetic and embedded systems. He has co-founded Workshop on Cryptographic Hardware and Embedded Systems (chesworkshop.org) in 1999 and has been the program chair and proceedings editor from 1999 to 2003. He is now a permanent member of the steering committee of CHES. Recently, he has also co-founded a new conference, International Workshop on the Arithmetic of Finite Fields (waifi.org), which is a forum of engineers and mathematicians interested in efficient software and hardware realizations of finite fields. He has co-authored one book, Cryptographic Algorithms on Reconfigurable Hardware, published by Springer. He has been an associate editor of IEEE Transactions on Computers and IEEE Transactions on Mobile Computing and guest co-editor of two issues (April 2003 and November 2008) of IEEE Transactions on Computers on cryptographic and cryptanalytic hardware and embedded systems. Dr. Koç published more than 120 journal, conference and book articles, 7 US patents, and edited 5 books. He is an IEEE Fellow since 2007 for contributions to cryptographic engineering.

Dr. Koç is currently with City University of Istanbul and University of California Santa Barbara.

Onur Acıiçmez

Onur Actiçmez holds a Ph.D. in Electrical Engineering and Computer Science from Oregon State University. During his Ph.D. research, he discovered several microarchitectural attacks, a number of security weaknesses in widely used cryptographic software, and participated in strengthening these systems against microarchitectural cryptanalysis. He received his B.S. degree in Computer Engineering and Information Science in July 2002 from Bilkent University in Ankara, Turkey, where he has received several awards and distinctions. He completed his Master's study focusing on high performance implementations of cryptographic algorithms in Electrical and Computer Engineering in May 2004 at Oregon State University. He has authored and co-authored 22 patent applications and several papers on side-channel analysis, microarchitectural cryptanalysis, and trusted computing. He is currently working on trusted computing as a research scientist at Samsung Information Systems America, an R&D center of Samsung Electronics.

Sandro Bartolini

Sandro Bartolini is an assistant professor at the Department of Information Engineering, University of Siena, Italy. He received his Ph.D. in Computer Engineering from the University of Pisa, Italy. He took part in various research and industrial projects on the following topics, which constitute his main research interests: embedded systems, cache and memory subsystems, compiler optimizations, link/post-link profile-driven tuning of applications, low-power techniques, advanced computer architecture, and special hardware for security and cryptography. He is a member of the European HiPEAC (High Performance and Embedded Architecture and Compilation) network of excellence and is currently working in the SARC FP6 integrated project on "scalable computer architecture". Dr. Bartolini is associate editor of the EURASIP Journal on Embedded Systems and was guest editor of ACM Computer Architecture News and of the Journal of Embedded Computing. He is coorganizer of the MEDEA International Workshop since 2002. He is a member of IEEE, IEEE Computer Society, and ACM.

Nigel Boston

Nigel Boston grew up in England and attended Cambridge and Harvard. His post-doctoral work in Paris and Berkeley was followed by 12 years at the University of Illinois, except for 6 months as Rosenbaum Fellow at the Newton Institute in Cambridge, UK, when he witnessed Wiles's announcement of a proof of Fermat's last theorem. In recent years he has moved toward engineering, becoming founding director of the Illinois Center for Cryptography and Information Protection. In 2002, he was hired by the University of Wisconsin-Madison as part of the computational sciences cluster, with joint appointments in Mathematics and Electrical and

Computer Engineering. In 2006–2007 he was Williams-Hedberg-Hedberg chair at the University of South Carolina. Beginning in September 2008 he will be Stokes professor of pure and applied algebra at University College Dublin, Ireland.

Debrup Chakraborty

Debrup Chakraborty received Bachelor of Mechanical Engineering degree from Jadavpur University, Kolkata, India, in 1997. He obtained M.Tech. and Ph.D. degrees in Computer Science from Indian Statistical Institute, Kolkata, India, in 1999 and 2005, respectively. Currently he is a postdoctoral researcher in the Computer Science Department of Centro de Investigaciones y Estudios Avanzados del IPN, Mexico City, Mexico. Dr. Chakraborty's current research interests include design and analysis of provably secure symmetric encryption schemes, efficient software/hardware implementations of cryptographic primitives, and pattern recognition.

Pawel Chodowiec

Pawel Chodowiec received the B.Sc. degree in Telecommunications from Warsaw University of Technology in Warsaw, Poland, and the M.Sc. degree in Electrical and Computer Engineering from George Mason University in Fairfax, VA, USA. During his research at George Mason University he cooperated with Dr. Kris Gaj on development of novel hardware implementations for cryptographic algorithms with emphasis on block ciphers. Currently he works at Mantaro Networks, Inc., as an FPGA engineer and consultant with specialization in high-speed network and security applications.

Matthew Darnall

Matthew Darnall is a Ph.D. student in Mathematics at the University of Wisconsin – Madison. He received his B.A. in Mathematics at Humboldt State University in Arcata, CA. His research interests are cryptography, number theory, and irregularities of distribution.

Serdar Süer Erdem

Serdar Süer Erdem received the B.S. degree from Boğaziçi University, Istanbul, Turkey, in 1992, the M.S. degree from the Pennsylvania State University in 1996, and the Ph.D. degree from the Oregon State University in 2002, all in Electrical and Computer Engineering. Currently, he is an assistant professor at the Electronics Engineering Department of Gebze Institute of Technology in Kocaeli, Turkey. His

research interests include computer arithmetic, cryptography and network security, embedded systems.

Kris Gaj

Kris Gaj received the M.Sc. and Ph.D. degrees in Electrical Engineering from Warsaw University of Technology in Warsaw, Poland. He was a founder of Enigma, a Polish company that generates practical software and hardware cryptographic applications used by major Polish banks. In 1998, he joined George Mason University, where he currently works as an associate professor, doing research and teaching courses in the area of cryptographic engineering and reconfigurable computing. His research projects center on novel hardware architectures for secret key ciphers, hash functions, public key cryptosystems, and factoring, as well as development of specialized libraries and application kernels for high-performance reconfigurable computers. He has been a member of the Program Committees of CHES, CryptArchi, and Quo Vadis Cryptology workshops, and a General Co-Chair of CHES 2008 in Washington, D.C. He is an author of a book on breaking German Enigma cipher used during World War II.

Roberto Giorgi

Roberto Giorgi is an associate professor at Department of Information Engineering, University of Siena, Italy. He was research associate at the University of Alabama in Huntsville, USA. He received his Ph.D. in Computer Engineering and his Master's in Electronics Engineering, magna cum laude both from University of Pisa, Italy. He is participating in the European projects HiPEAC (High Performance Embedded-system Architecture and Compiler) and SARC (Scalable ARChitectures) in the area of future and emerging technologies. He took part in ChARM project, developing software for performance evaluation of ARM processor-based embedded systems with cache memory, for VLSI Technologies Inc., San Jose. His current interests include computer architecture themes such as embedded systems, multiprocessors, memory system performance, workload characterization. He has been selected by the European Commission as an independent expert for evaluating the European project SHAPES (Scalable Software Hardware Architecture Platform for Embedded Systems). He is a member of ACM and a senior member of the IEEE, IEEE Computer Society.

Marc Joye

Marc Joye received his Ph.D. degree in applied sciences (cryptography) from the Université Catholique de Louvain, Belgium, in 1997. In 1998 and 1999, he was a postdoctoral fellow of the National Science Council, Republic of China. From 1999

to 2006, he was with the Card Security Group, Gemplus (now Gemalto), France. Since August 2006, he has been with the Security Laboratories, Thomson R&D, France. His research interests include cryptography, computer security, computational number theory, and smart card implementations. He is author and co-author of more than 80 scientific papers and holds several patents. He served in numerous program committees and was program chair for CT-RSA 2003, CHES 2004, and ACM-DRM 2008. He is a member of the IACR and co-founder of the UCL Crypto Group.

Enrico Martinelli

Formerly with the Italian National Research Council as a researcher at the Istituto di Elaborazione dell'Informazione, Pisa, presently Enrico Martinelli is a full professor of the University of Siena, where he teaches courses on logic design and information security and is the head of the Department of Information Engineering. His main research interests are focused on logic design of high performance digital structures for special applications as digital signal processing and cryptography.

Francisco Rodríguez-Hénriquez

Francisco Rodríguez-Hénriquez received his bachelor's degree in Electrical Engineering from the University of Puebla, Mexico, in 1988. He obtained M.Sc. degree in Electrical and Computer Engineering from the National Institute of Astrophysics, Optics and Electronics (INAOE), Mexico, in 1992 and he received Ph.D. degree in Electrical and Computer Engineering, Department of Oregon State University in 2000. Currently, he is an associate professor (CINVESTAV-3B researcher) at the Computer Science Department of CINVESTAV-IPN, in Mexico City, Mexico, which he joined in 2002. Dr. Rodríguez-Hénriquez's major research interests are in cryptography, finite field arithmetic, and hardware implementation of cryptographic algorithms.

Pankaj Rohatgi

Pankaj Rohatgi is a research staff member and the manager of the Internet Security Group at IBM's TJ Watson Research Center. He received a B.Tech degree in Computer Science and Engineering from IIT Delhi in 1988 and a Ph.D. in Computer Science from Cornell University in 1994. From 1993 to 1996 he worked at Thomson R&D Labs and at the Sun-Thomson Interactive Alliance as a security architect for the OpenTV operating system. In 1996, he joined the IBM TJ Watson

Research Center where he has contributed to products such as the IBM System S, the IBM 4758 crypto co-processor, and conducted research in the areas of applied cryptography, side-channel cryptanalysis, network and systems security, security for embedded systems, and security risk management. He has published over 35 scientific articles and holds 11 patents. He has given numerous invited talks in the area of side-channel cryptanalysis. He is currently serving as the program co-chair of the 2008 Workshop on Cryptographic Hardware and Embedded Systems (CHES).

Gökay Saldamlı

Gökay Saldamlı received his B.S. and M.Sc. degrees from the Mathematics Department of Middle East Technical University, Ankara, Turkey, in 1996 and 2000, respectively. He completed his Ph.D. degree in Electrical and Computer Engineering at Oregon State University in June 2005. He worked 2 years at Samsung Electronics, Giheung, South Korea, as a senior engineer. Currently, he is working at Eczacıbaşı Embedded Design Center, in Istanbul, Turkey, and leading various projects related to cryptography and information security. His research interests include cryptographic engineering, public-key cryptography, low-power cryptography, and computer arithmetic. He is a member of the IEEE Computer Society and the International Association of Cryptologic Research (IACR).

Erkay Savaş

Erkay Savaş received the B.S. (1990) and M.S. (1994) degrees in Electrical Engineering from the Electronics and Communications Engineering Department at Istanbul Technical University. He completed the Ph.D. degree in the Department of Electrical and Computer Engineering at Oregon State University in June 2000. He worked for various companies and research institutions before joining Sabanci University as an assistant professor in 2002. He is the director of the Cryptography and Information Security Group (CISec) of Sabanci University. His research interests include cryptography, data and communication security, privacy in biometrics, trusted computing, security and privacy in data mining applications, embedded systems security, and distributed systems. He is a member of IEEE, ACM, the IEEE Computer Society, and the International Association of Cryptologic Research (IACR).

Werner Schindler

Werner Schindler received his Diploma in Mathematics in 1989, his Ph.D. in Mathematics (Dr. rer. nat.) in 1991, and his postdoctoral lecture qualification (Habilitation) in 1998, all at Darmstadt University of Technology, Germany. Since 1993, he has been working as a federal civil servant at Bundesamt für Sicherheit in der Informationstechnik (BSI) in Bonn, Germany. He is also an adjunct professor of

mathematics (außerplanmäßiger professor) at Darmstadt University of Technology since 2005. His main fields of expertise are cryptographic algorithms and protocols, side-channel attacks on smart cards and software implementations, random number generators for cryptographic applications, electronic payment systems, stochastic simulations, measure and integration theory.

François-Xavier Standaert

François-Xavier Standaert was born in Brussels, Belgium, in 1978. He received the Electrical Engineering degree and Ph.D. degree from the Université Catholique de Louvain, respectively, in June 2001 and June 2004. In 2004–2005, he was a Fulbright visiting researcher at Columbia University, Department of Computer Science, Network Security Lab (September 04 to February 05), and at the MIT Medialab, Center for Bits and Atoms (February 05 to July 05). In March 2006, he was a founding member of IntoPIX s.a. He is now a postdoctoral researcher of the Belgian Fund for Scientific Research (FNSR) at the UCL Crypto Group. His research interest includes digital electronics and FPGAs, cryptographic hardware, design of symmetric cryptographic primitives, physical security issues, and side-channel analysis.

Berk Sunar

Berk Sunar received his B.Sc. degree in Electrical and Electronics Engineering from Middle East Technical University in 1995 and his Ph.D. degree in Electrical and Computer Engineering (ECE) from Oregon State University in December 1998. After briefly working as a member of the research faculty at Oregon State University, Sunar has joined Worcester Polytechnic Institute as an assistant professor. Since July 2006, he is serving as an associate professor. He is currently heading the Cryptography and Information Security Laboratory (CRIS). Sunar received the National Science Foundation CAREER award in 2002. He served as the co-editor of Cryptographic Hardware and Embedded Systems Workshop (CHES) 2005 and International Workshop on the Arithmetic of Finite Fields (WAIFI) 2007. His research interests include lightweight and tamper-resilient cryptography. Sunar is a member of the IEEE Computer Society, the ACM, and the International Association of Cryptologic Research (IACR) professional societies.

Colin Walter

Colin Walter is a senior member of the IEEE, a member of the IACR CHES steering committee, and head of cryptography at Comodo, one of the main certificate

512 Authors' Biographies

authorities. He obtained his doctorate in algebraic number theory from Cambridge University and worked in academia prior to his current post. He helped design several cryptographic ASICs in the late 1980s. From this stemmed a series of papers on hardware arithmetic, particularly on Montgomery modular multiplication. Amongst these is the earliest design for a fully systolic modular multiplier with purely local connections. In the latter 1990s he was a consultant working on the Mondex purse to defeat timing and power attacks. This led to a number of papers on sidechannel attacks, many of which assume standard blinding techniques and showing, paradoxically, that longer keys may be cryptographically weaker. His proposals for counter-measures include a randomized exponentiation algorithm.

Tuğrul Yanık

Tuğrul Yanık received a B.S. in Computer Engineering from the Aegean University in Izmir, Turkey, in 1996, an M.Sc. in Computer Science and Engineering from the Oregon Graduate Institute of Science and Technology in 1999, and a Ph.D. degree from the Oregon State University in 2002. He worked for 4 years as a software engineer at Mentor Graphics Corp. Currently he is an assistant professor at the Computer Engineering Department of Fatih University in Istanbul, Turkey. His research interests include computer arithmetic, cryptography, and network security focusing on VOIP security and security protocols. He is a member of IEEE.

5 tumba 10	A SIC 247 251
5-tuple, 12	ASIC, 247, 251
7-tuple, 12	Authenticated Encryption, 338
B(1, p), 29, 38, 39, 44, 45, 47, 48, 51	authenticated encryption mode, 3
$\Phi(\cdot)$, 31	autocorrelation, 36
χ^2 test, 44, 45, 47	autocovariance, 36
χ^2 -distribution, 44	average Hamming-weight, 374
<i>q</i> -dependent random variables, 31, 34, 35	
(O1), 42, 45	Baby-Step Giant-Step Attack, 181
(O2), 43	Baggini and Bucci, 58
(O3), 43, 45	Barrett Modular Reduction, 82, 92
(O4), 43, 45	Barrett modular reduction, 83
(R1), 6, 9, 25, 49	base, 127
(R2), 8, 9, 13, 25, 49	base polynomial, 127
(R3), 10, 13, 20, 25, 39, 49	basic test, 45
(R4), 12, 13, 25	BCH codes, 75
/dev/random, 19	Bernolli number, 147
/dev/urandom, 19	Bezout's identity, 102
	Big Mac Attack, 452
access-driven, 480	binary extension field, 110
access-driven attacks, 485	Binary Extension Fields, 87
add with carry, 78	binomial, 162, 163
AddRoundKey, 237, 285	Bit tracing, 373
Adversarial Model, 385	Bitstream Security, 313
adversary, 28	Blum-Blum-Shub DRNG, 11, 20
AES, 236	Branch Prediction Analysis (BPA), 490
AES key scheduling, 286	branch prediction unit, 476
AES round, 282	Branch Prediction Unit (BPU), 492
Affine transformation, 239	Branch Target Buffer (BTB), 492
AIS 20, 49	Bucci-Luzzi Testable TRNG, 64
AIS 31, 49	
algorithmic postprocessing, 26	cache analysis, 477, 478
almost modular reduction, 137	cache attacks, 477
almost spectral reduction, 138	CBC-MAC, 354
Amplitude Modulated, 410	CCM, 3, 359
Angle Modulated, 410	CCM Authentication, 348, 353
Angle Modulation, 422	CCM Encryption, 349
Arithmetic and Logic Unit (ALU), 296	CCM mode, 347
<i>U</i> , , , , , , , , , , , , , , , , , , ,	*

Cipher Block Chaining Mode, 333 Cipher Feedback Mode, 334 circular matrix, 241 Classical Template Attacks, 389 CMC, 341 CMC, EME, EME*, 342 Coefficient Reduction, 98 Comba's method, 217 computational number theory, 509 computational security, 9, 49 conditional entropy, 17, 29, 35, 41, 51 Conditional Subtractions, 440 confidence interval, 30 Counter Mode, 335 countermeasures, 365, 376, 428 CPLD, 55 CRT. 167 cryptographic keys, 2 cryptographic postprocessing, 41, 49 cryptographically secure RNG, 11 CTR Mode, 355 CWC, 341 cycles per instruction (CPI), 225 cyclotomic polynomial, 159

das bit, 26, 39 das bits, 14 das random number, 26, 27, 47, 49 das random numbers, 14 data cache, 476 Data randomizations, 310 DeMoivre-Laplace approximation, 40 designer, 26-28, 42, 45-48 deterministic RNG, 7 Dichtl and Golić RNG, 67 DIEHARD, 57 Differential power analysis, 373 digitized analog signal, 26 Direct Emanations, 409 Discrete Fourier Transform, 129 Discrete Fourier Transform (DFT), 126 Disk Encryption, 339 DRNG, 7, 25 DSA, 41 dual-field adder, 107, 112 dual-field adder (DFA), 216 dual-field arithmetic, 2 Dual-Radix Multiplier, 116

EAX, 341 ECB,CBC,CFB,OFM, 323 ECB-Mask-ECB Mode, 344 ECDSA, 41, 452 efficiency metrics, 305

electromagnetic emanations, 3 Electronic Code Book Mode, 333 elliptic curve, 157 Elliptic Curves, 172 EM emanations, 407 Embedded Multipliers, 301 Enigma, 508 entropy, 16, 26-29, 31, 38 Entropy Source, 56 entropy source, 18 Epstein TRNG, 60 equivalence relation, 128 Estimation Error, 83 evaluation polynomial, 126 external random number, 27 Extractor Functions, 68

family of distributions, 29–31, 37, 44
fault attack, 47, 48, 50
Fault Attacks, 312
feedback cipher modes, 288
Fermat Number Transform (FNT), 130
Fermat ring, 154
FFT, 416
Fischer-Drutarovský TRNG, 61
folded register, 283
Fourier ring, 129
FPGA, 55, 236, 247, 251, 296
FPGA shift register, 285
functional unit extensions, 204
functional units, 476

Galois field, 239
Gaussian Assumption, 386
GCM, 341
General Extension Fields, 96
Generalized full adder, 109
generalized variance, 34
Golić FIGARO TRNG, 62
Good Curves, 184
Group Law, 176
guessing workload, 26
guesswork, 16

Ha-Moon, 462 Harvesting Technique, 56 hash-and-sign, 367 Hash-ECB-Hash, 341 HCH, 341 HCTR, 341 HECC, 227 HEH, 341 hybrid DRNG, 7, 11, 49 hybrid RNG, 7

hybrid TRNG, 7 hyper-threading attack, 489 Hyperelliptic Curves, 172, 178

IACBC, 341 IAPM, 341 ideal random number, 38 ideal RNG, 5, 39, 41, 44, 45 instruction cache, 476 instruction set architecture (ISA), 191 instruction-level parallelism, 490 instruction-set extension (ISE), 191 integer frame, 137 integer squaring, 80 Intel TRNG, 58 Intentional Current Flows, 382 internal collision, 486 internal collisions, 483 internal random number, 26, 27, 32, 38-40, 42-47 internal random numbers, 14 internal state, 8 Inversion, 119 InvMixColumns, 270, 285 irreducible binary polynomial, 106 irreducible polynomial, 76, 102 irreducible ternary polynomial, 106 irregularities of distribution, 507 Iterative structure, 242 Itoh's Overlapping Windows, 464

Jacobian of a Curve, 173

Karatsuba multiplication, 497 Karatsuba-Ofman, 99, 101 Key Expansion, 247 Key Scheduling, 352 known-answer test, 49 Kohlbrenner-Gaj Design, 63

Lambda Attacks, 181
Leakage Current Flows, 383
Leakage Model, 306
least residue, 136
Left-to-right comb method, 88
LFSR, 28, 32, 33, 37, 40, 43, 49
Liardet-Smart, 457
linear congruential random number generator, 13
linear feedback shift register, 9
Look-Up-Table (LUT), 296
loop unrolling, 254

malicious process, 486

Markov chain, 31, 38, 45, 47 Maurer's test, 28 maximal ideal, 130 Maximum Likelihood, 385 Menezes-Okamoto-Vanstone Attack, 182 Mersenne Number Transform (MNT), 130 Mersenne ring, 154 microarchitectural analysis (MA), 475 microarchitectural attacks, 506 microarchitectural countermeasures, 498 microarchitectural cryptanalysis, 506 min entropy, 16, 28 MIST. 467 MixColumns, 237, 270, 285 mods, 138 modular exponentiation, 125 modular inversion, 125 Modular multiplication, 431 modular multiplication, 125 modular reduction, 81 MonMult, 111 monobit test, 44, 48 MonPro, 436, 445 MonRed, 433 Monte Carlo integration, 13 Montgomery inversion, 121 Montgomery modular reduction, 85 Montgomery multiplication, 367 Montgomery reduction, 431 Montgomery's method, 431 MULGF, 216, 225 MULGF2, 216 multiplicative inversion, 119, 239 Mumford Representation, 175

NIST Test Suites, 57
Noise addition, 310
noise alarm, 42, 45
noise pre-alarm, 45
noise source, 26, 27, 29, 30
Non-adjacent form (NAF), 419
non-feedback cipher modes, 288
non-physical true RNG, 5, 7
NPTRNG, 7, 18, 25, 26
Number Theoretical Transform (NTT), 130
number theory, 507

OCB, 341 OEF, 97 OEF Modular Multiplication, 98 Offset Codebook Mode, 343 one-way property, 19 online test, 26, 27, 39, 42–45, 47–49, 51 OpenSSL, 497

operand scanning, 78 randomized exponentiation, 3, 512 optimal extention field (OEF), 97 raw bit, 18 optimal normal bases (ONB), 160 reconfigurable logic, 55 Osvik-Shamir-Tromer (OST) Attacks, 487 redundant signed digit (RSD), 108 Oswald-Aigner, 460 Reed-Solomon codes, 75 outer-round pipelining, 255 renewal theory, 36 Output Feedback Mode, 334 Requirement R2, 2, 6 output space, 8 reseeding, 13 output transition function, 8 Resilient Functions, 69 overflow, 131 Reverse-Engineering, 369 Riemann-Roch, 174 PEP, 341 Right-to-left comb method, 88 physical model, 30 Rijndael, 237 physical RNG, 5, 7 Rings TRNG Design, 65 physical security issues, 511 RNG, 5, 25 Round transformation, 327 pipelined architectures, 258 Pohlig-Hellman Attack, 182 Rounds, 327 RSD arithmetic, 109 point multiplication, 157 Poisson approximation, 40 poker test, 44 S-Box, 274 Pollard Rho Attacks, 181 Schönhage and Strassen, 125 polynomial frame, 128 security risk management, 510 polynomial modular arithmetic, 76 seed, 7, 8 Post-Processing, 56 seed update, 12 Power and EM side channels, 383 self test, 42 practical security, 9 Semaey, Satoh-Araki, Smart Attack, 183 prime field, 110 set associative mapping, 479 Principal Subgroup, 174 Shannon entropy, 16, 28, 35 Processing Unit, 117 shift-and-xor multiplication, 220 processing unit (PU), 112 Shift-Register, 300 product scanning, 79 ShiftRows, 237 Projective coordinates, 178 Side Channel Analysis, 438 Pseudo Number Transform (PNT), 155 side-channel attack, 47, 50 pseudorandom number, 27, 28, 42, 45 side-channel attacks, 475 pseudorandom number generator, 7 side-channel cryptanalysis, 3 pseudorandom numbers, 7 side-channel information, 365 PTRNG, 7, 14, 18, 25, 26, 30, 37, 41–43, 45, Side-Channel Leakage, 382 47, 51 side-channel leakage, 3 PUF-RNG Design, 66 Side-Channel Resistance, 311 pure DRNG, 7, 8 Simple Branch Prediction Analysis (SBPA), 477 Quotient Estimation, 82 Simple Power Analysis, 368 Simple power analysis, 368 Simultaneous Multithreading (SMT), 478, 500 Rényi entropy, 16, 28 radius, 137, 140 Single bit templates, 393 radix, 127 Slice Multiplexors, 299 slice structure, 299 RAM Blocks, 300 random bit generator, 7 sliding windows algorithms, 456 random mapping, 39 smart card implementations, 509 random number, 5, 25, 27 SP-network cipher, 237 random numbers, 2 Special Modulus, 81, 91 Random pre-charges, 311 spectral algorithm, 135

spectral coefficient, 129

spectral modular exponentiation, 126

random variable, 28

randomized algorithm, 451

spectral modular multiplication, 126
Spectral Modular Product (SMP), 143
spectral modular reduction, 138
spectral polynomial, 129
spectrum, 129
standard normal distribution, 31
standard random number, 13
state transition function, 8, 11
stationary random variables, 28, 31, 33
statistical blackbox test, 27
stochastic model, 26, 30, 33, 34, 37, 41–43, 45, 47–49, 51
stochastic simulation, 13, 27
SubBytes, 237, 261
subtract with borrow, 78

T-Box, 276
tamper-resilient cryptography, 511
telescoping sequence, 147
TEMPEST, 407
Template Attacks, 387
ternary extension field, 110
Ternary Extension Fields, 118
test suite, 45, 47
TET, 341
time polynomial, 129
time simulation, 135
time-driven, 480
time-driven attacks, 482
Timing Analysis, 365

systolic modular multiplier, 512

Tkacik TRNG, 59 tot test, 42, 46, 48 trace-driven, 480 trace-driven attacks, 482 trace-driven BTB attack, 492 trinomial, 162, 163 TRNG, 7, 12, 15, 25 TRNG designs, 55 true random number generators, 2 true RNG, 5, 7 trusted computing, 506 Trusted Execution Technology (TXT), 476

uncertainty, 2 unified architecture, 113 unified arithmetic, 2, 105 Unintentional Emanations, 410 unpredictability, 2

Virtualization Technology (VT), 476 von Neumann corrector, 68 von Neumann transformation, 38, 41, 46

Weil descent, 183 work factor, 16, 19

XCBC, 341 XECB, 341

Yoo TRNG Design, 67