A Systolic Architecture for Elliptic Curve Cryptosystems

Wei-Chang Tsai and Sheng-Jyh Wang
Department of Electronics Engineering
National Chiao Tung University
Hsinchu, Taiwan, China

Email: eea80616@smoltz.ee.nctu.edu.tw Fax no.: (+886)-3-5710580

Abstract

This article presents a new systolic architecture for the main operation in an elliptic curve cryptosystem over the finite field $GF(2^m)$. This proposed architecture is actually a finite field multiplier and is used to implement the addition operation in the elliptic curve cryptosystem. We apply partitioning scheme and parallelize the main operation in a straightforward systolic architecture to speed up the operation and then apply merging and re-timing schemes in the partitioned architecture to future improve the performance of this architecture. We compare this architecture with some previously proposed systolic architectures for the finite field arithmetics. The comparison shows that our architecture offers the lowest hardware complexity. This architectures can be easily adopted to build a low-complexity elliptic curve cryptosystem.

I. Introduction

Due to the fast development in data communication, secure electronic transaction is becoming a major concern in many applications, such as electronic commerce. Among these security-related applications, public-key cryptography has been proven to be an attractive technique [1], [2]. This type of cryptosystem may deal with digital signatures, authentication, and key management. Among various public-key cryptosystems, elliptic curve cryptosystem (ECC) can offer a larger attack-resistance/key-length ratio and lead to a faster and smaller implementa-

tion. An ECC system could be constructed either in a finite field of odd characteristic or a finite field of characteristic 2. Within an ECC system, the main core is actually a finite field multiplier. In this paper, we propose a standard basis multiplier over finite filed $GF(2^m)$ for a high performance ECC system.

In this paper, we focus on the implementation of a non-supersingular elliptic curve cryptosystem. A non-supersingular elliptic curve (E) over a finite field $GF(2^m)$ can be defined as:

$$E: y^2 + xy = x^3 + ax^2 + b, \tag{1}$$

where $a,b \in GF(2^m)$ and $b \neq 0$. All the solutions of the above equation, together with a special point called the point at infinity \mathcal{O} , form the basic elements of the elliptic curve over $GF(2^m)$. If $P=(x_1,y_1)\in E$, then $-P=(x_1,y_1+x_1)$. For all $P\in E$, $\mathcal{O}+P=P+\mathcal{O}=P$. Moreover, if $P=(x_1,y_1), Q=(x_2,y_2)\in E$, and $Q\neq -P$, then the sum of these two points is defined as $P+Q=(x_3,y_3)$, where

$$x_3 = \begin{cases} \left(\frac{y_1 + y_2}{x_1 + x_2}\right)^2 + \frac{y_1 + y_2}{x_1 + x_2} + x_1 + x_2 + a & P \neq Q \\ x_1^2 + \frac{b}{x_1^2} & P = Q, \end{cases}$$
(2)

and

$$y_3 = \begin{cases} \left(\frac{y_1 + y_2}{x_1 + x_2}\right)(x_1 + x_3) + x_3 + y_1 & P \neq Q \\ x_1^2 + \left(x_1 + \frac{y_1}{x_1}\right)x_3 + x_3 & P = Q. \end{cases}$$
(3)

Note that all the additions, multiplications, and inverses operate in the finite field $GF(2^m)$. That is, the sum of two points in E consists of a numbers of

multiplications, inverses, and additions over $GF(2^m)$. The inverse operation can be computed by applying Fermat's theorem: $x^{2^m} = x$ for all $x \in GF(2^m)$. This approach takes m multiplications to finish an inverse operation (x^{-1}) . To improve the operation speed, the homogeneous coordinates (or projective coordinates) are usually used to reduce the number of reversion operation. To compute kP, where k is an positive integer and $P \in E$ in an elliptic curve cryptosystem, one necessary doubling and one possible addition are required in each iteration. If using homogeneous coordinates, 17 finite field multiplications are needed to computing P + Q with $P \neq Q$, while 12 finite field multiplications are needed for computing 2P.

Regarding the finite field multiplications over $GF(2^m)$, assume there are two elements $A(\alpha)$ and $B(\alpha) \in GF(2^m)$. In standard basis representation, they can be expressed as

$$A(\alpha) = \sum_{i=0}^{m-1} a_i \alpha^i = a_{m-1} \alpha^{m-1} + a_{m-2} \alpha^{m-2} + \dots + a_1 \alpha + a_0,$$
(4)

and

$$B(\alpha) = \sum_{i=0}^{m-1} b_i \alpha^i = b_{m-1} \alpha^{m-1} + b_{m-2} \alpha^{m-2} + \dots + b_1 \alpha + b_0,$$
(5)

where f_i , a_i , and b_i are binary number.

The addition operation over $GF(2^m)$ is computed by $S(\alpha) = A(\alpha) + B(\alpha) = \sum_{i=0}^{m-1} s_i \alpha^i$, where $s_i = a_i \oplus b_i$ and \oplus denotes the exclusive OR operation. On the other hand, the multiplication operation $GF(2^m)$ can be computed as

Multiplication Algorithm over $GF(2^m)$ by using Modulus Operation

$$R^{0}(\alpha) = 0;$$

for $i = 1$ to m
 $R^{i}(\alpha) = (R^{i-1}(\alpha)\alpha + a_{m-i}B(\alpha)) \pmod{F(\alpha)};$
end.
 $P(\alpha) = R^{m}(\alpha),$

where a_j is the jth coefficient of $A(\alpha)$, $R^i(\alpha) = \sum_{j=0}^{m-1} r_j^i \alpha^j$ is the partial sum after the ith iteration, and $a_{m-i}B(\alpha) = \sum_{j=0}^{m-1} (a_{m-i}b_j)\alpha^j$.

For a high-speed multiplier over $GF(2^m)$, several designs [4], [5], [6] adopting the architecture of semi-systolic array have been proposed. However, all these semi-systolic architectures have to broadcast some global signals and it becomes more difficult to handle the broadcasting problem as the bit length m becomes larger. Therefore, a "pure" systolic array, instead of a semi-systolic array, is usually a more appropriate choice for VLSI implementation [7]-[14]. Up to now, among these architectures, Yeh's design [7] is the fastest due to its shortest clock period, while one of Mekhallalati's designs (Systolic-II) [11] has a superior performance in the area-time product.

In this paper, we propose a new architectures to further improve the operation speed and to reduce the area complexity. We first partition the general cells in Kung's design [17] to shorten the clock period. Then we merge the cells to reduce the latency and area. For an elliptic curve cryptosystem with the Hamming weight of k is 20 and m = 155, the throughput rate of our architecture is about $\frac{310}{155(12*154+17*20)*2.3*10^{-9}} =$ 397 Kbits per second. This speed is much faster than that of Agnew's design [20], which can be run at 60 Kbits per second. The organization of this paper is arranged as following. In Section 2, our systolic architecture is presented. In Section 3, the comparison with five systolic arrays and one semi-systolic array is made. We also present the performance of this architecture when used in an ECC system.

II. SYSTOLIC ARCHITECTURE

The main operation, $R^i(\alpha) = (R^{i-1}(\alpha)\alpha + a_{m-i}B(\alpha))$ (mod $F(\alpha)$), of the multiplication algorithm can be rewritten as $R^i(\alpha) = (R^{i-1}(\alpha)\alpha)$ (mod $F(\alpha)$)) $+a_{m-i}B(\alpha)$. This is because $a_{m-i}B(\alpha)$ is already in SBR form. Hence, the computation of $R^i(\alpha)$ can be treated as the combination of a modular operation and an addition. The modular operation, $(R^{i-1}(\alpha)\alpha)$ (mod $F(\alpha)$), can be computed by converting the highest order term of $(R^{i-1}(\alpha)\alpha)$ into the SBR form first, and then adding the converted result with the remaining part of $(R^{i-1}(\alpha)\alpha)$. At the bit level, the Multiplication Algorithm becomes

Bit-level Multiplication Algorithm over $GF(2^m)$

$$\begin{split} R^0(\alpha) &= 0; \, r_{-1}^k = 0, \, k = 1 \text{ to } m; \\ \text{for } i &= 1 \text{ to } m \\ R^i(\alpha) &= \sum_{j=0}^{m-1} (r_{m-1}^{i-1} f_j \oplus r_{j-1}^{i-1} \oplus a_{m-i} b_j) \alpha^j; \\ \text{end.} \\ P(\alpha) &= R^m(\alpha). \end{split}$$

In this algorithm, the main operation can be computed bit-by-bit by adding three operands: $r_{m-1}^{i-1}f_j$, r_{j-1}^{i-1} , and $a_{m-i}b_j$. Because r_{m-1}^{i-1} , the MSB of $R^{i-1}(\alpha)$, is involved in the computation of r_j^i for all j, it is more efficient to compute $R^{i-1}(\alpha)$ with the most significant bit calculated first. Hence, in the above algorithm, we compute $R^i(\alpha)$ starting from the MSB toward the LSB. A 2-D systolic architecture[8] for the implementation of this multiplication algorithm is illustrated in Figure 1. In this figure, the data dependency between bits and between iterations is shown. The cell on the jth column and ith row computes the jth bit of $R^i(\alpha)$ by computing

$$r_i^i = r_{m-1}^{i-1} f_j \oplus r_{i-1}^{i-1} \oplus a_{m-i} b_j, \tag{6}$$

where r_{m-1}^{i-1} is the most significant coefficient of $R^{i-1}(\alpha)$.

The above architecture can be further improved by partitioning the main operation of the bit-level algo-




Fig. 1. A 2-D systolic architecture for the multiplication in $GF(2^m)$.

rithm. In Equation 6, note that f_j , a_{m-i} , and b_j could be available in advance. As r_{m-1}^{i-1} is ready, $r_{m-1}^{i-1}f_j \oplus a_{m-i}b_j$ can be calculated immediately. Hence, the computation of r_j^i can be partitioned into two simpler operations to shorten the clock period. These two operations are

$$p_j^i = r_{m-1}^{i-1} f_j \oplus a_{m-i} b_j, \tag{7}$$

and .

$$r_j^i = r_{j-1}^{i-1} \oplus p_j^i. (8)$$

This partitioned architecture is shown in Figure 2. Two kinds of simple cells are used respectively to calculate p_j^i and r_j^i ; the upper layer cells compute p_j^i while the lower layer cells compute r_j^i .

Since there is no carry propagation problem in the same iteration, we can merge every n cells together in a specific way, as shown in Figure 3. In this figure, we group r_j^i , r_{j-1}^i , ..., r_{j-n-1}^i , p_j^{i+1} , p_{j-1}^{i+1} , ..., and p_{j-n-1}^{i+1} together, r_{j-n-2}^i , r_{j-n-3}^i , ..., r_{j-2n-1}^i ,




Fig. 2. Dependence graph for partitioned architecture.




Fig. 3. 2-D Dependence graph of the merged architecture.

 $p_{j-n-2}^{i+1}, \ p_{j-n-3}^{i+1}, \ldots$, and p_{j-2n-1}^{i+1} together, \ldots and so on. With this arrangement, if $r_j^i, \ldots, r_{j-n-1}^i, p_j^{i+1}, \ldots$, and p_{j-n-1}^{i+1} are computed in the kth clock cycle and $r_{j-n-2}^i, \ldots, r_{j-2n-1}^i, p_{j-n-2}^{i+1}, \ldots$, and p_{j-n-2}^{i+1} are computed in the (k+1)th clock cycle, then $r_j^{i+1}, \ r_{j-1}^{i+1}, \ldots, \ r_{j-n-2}^{i+1}, \ p_{j-1}^{i+2}, \ldots$, and p_{j-n-1}^{i+2} can also be calculated in the (k+1)th clock cycle. It looks infeasible, at the first glance, to have r_{j-n-1}^{i+1} calculated in the (k+1)th clock cycle since the computation of




Fig. 4. 1-D Dependence graph of the merged architecture.

 r_{i-n-1}^{i+1} depends on r_{i-n-2}^{i} . However, assume we remove the latch between r_{j-n-2}^i and r_{j-n-1}^{i+1} ; that is, in the (k+1)th clock cycle, r_{j-n-1}^{i+1} is to be computed right after r_{j-n-2}^i is computed. Then, all r_j^{i+1} , r_{j-1}^{i+1} , ..., r_{j-n-1}^{i+1} , p_{j}^{i+2} , p_{j-1}^{i+2} , ..., and p_{j-n-1}^{i+2} can be calculated in the (k+1)th clock cycle without time conflict. Similarly, we remove the latch between r_{j-2n-1}^i and r_{j-2n-2}^{i+1} , the latch between r_{j-3n-1}^{i} and r_{j-3n-2}^{i+1} , ..., and so on. The removal of these latches only forms a local data propagation and won't create any global propagation path. Moreover, after merging the cells, we can remove lots of the latches that have been used to keep a_i 's, r_{m-1}^i 's, and the control signals. This removal can save a huge amount of latches. The area and power consumption of the architecture can thus be greatly reduced after eliminating these latches.

After merging the cells, in iteration i, the kth general cell of the merged architecture computes the following operations:

$$\begin{split} r_{j}^{i} &= r_{j-1}^{i-1} \oplus p_{j}^{i}, \\ r_{j-1}^{i} &= r_{j-2}^{i-1} \oplus p_{j-1}^{i}, \\ & \cdots \\ r_{j-n-1}^{i} &= r_{j-n-2}^{i-1} \oplus p_{j-n-1}^{i}, \\ p_{j}^{i+1} &= r_{m-1}^{i} f_{j} \oplus a_{m-i-1} b_{j}, \\ p_{j-1}^{i+1} &= r_{m-1}^{i} f_{j-1} \oplus a_{m-i-1} b_{j-1}, \\ & \cdots \\ p_{j-n-1}^{i+1} &= r_{m-1}^{i} f_{j-n-1} \oplus a_{m-i-1} b_{j-n-1}, \\ \end{split}$$
 where $j = nk$.

Figure 3 shows the implementation of this algorithm. The upper layer cells compute r_j^{i-1} , r_{j-1}^{i-1} , ..., and r_{j-n-1}^{i-1} while the lower layer cells compute p_j^i ,

 p_{j-1}^i , ..., and p_{j-n-1}^i . The computation sequence is shown in Figure 5. In the MSB cell, r_{m-1}^i is calculated and then immediately used for the computation of p_{m-1}^{i+1} and p_{m-2}^{i+1} . This temporal dependency, which includes one XOR operation for r_{m-1}^i and one AND plus one XOR operation for p_{m-1}^{i+1} or p_{m-2}^{i+1} , forms the critical path of this architecture. The detail comparisons of this architecture with some other proposed architectures will be presented later in the next section.

Fig. 5. Timing sequence of p_l^k 's and r_l^k 's.

III. Comparisons for Multiplication over $GF(2^m)$

In this section, we compare our design with several systolic arrays and a semi-systolic array for their performance in computing multiplications over $GF(2^m)$. Figure 6 shows the time-area complexity for different n when we merge every n cells together. We can know from this figure that n=4 has the lowest complexity. For a fair comparison, we add the serial output circuits to our architecture as shown in Figure 7 and add

a control signal to reset all flip flops. The comparisons of the average speed, area, and area-time complexity are shown in Table I. The timing and area estimation is based on the delay and gate count information of TSMC 0.35μ cell library. Since there is no 5-input XOR gate in the library, we estimate its delay and gate count ourselves.




Fig. 6. AT complexity for different n.

Since there is an inherent one-clock-cycle gap problem in a bit-by-bit systolic architecture, all the bitby-bit structures (including [7], [13], and [8]) need 2mclock cycles per operation for dependent multiplications and m clock cycles per operation for independent multiplications. On the other hand, for most architectures which are not bit-by-bit structure, like our architecture and Mekhallalati's systolic-II design [19], the average time becomes m clock cycles per operation for both dependent and independent multiplications. Note that, however, Mekhallalati's systolic-Ib design [19] needs 2m clock cycles per operation for both dependent and independent multiplications. This is due to the fact that when this architecture is computing a multiplication, no other multiplication can be computed in parallel.

In Table I, we can see [7] and [15] have the shortest delay among all these architectures. This is because all these designs have applied partitioning on their architectures. However, due to their complicated ways to handle the one-clock-cycle gap problem, these two

Author	Cycles	Delay per cell(ns)	Total(ns)	AT
	# of cells	Area per cell (gate count)	Total area	$(m^2 \text{ ns})$
Yeh et al. [7]	m*	$T_{and} + T_{xor} + T_{latch} \approx 1.66$	$\approx 1.66m^*$	4 # 0 \$
	m	$3A_{and} + 2A_{xor} + 10A_{latch} + A_{mux} = 90.5$	90.5m	150*
Wang et al. [8]	m*	$T_{and} + T_{3xor} + T_{latch} \approx 1.84$	$\approx 1.84m^*$	1.00*
	m	$3A_{and} + A_{3xor} + A_{mux} + 10A_{latch} = 88.5$	88.5m	163*
Hasan et al. [13]	m*	$T_{and} + T_{xor} + T_{latch} \approx 1.66$	$\approx 1.66m^*$	1.004
	m	$3A_{and} + 2A_{xor} + A_{mux} + 11A_{latch} = 98$	98m	163*
Systolic-Ib [11]	2m	$T_{and} + T_{5xor} + T_{mux} + T_{latch} \approx 2.65$	$\approx 5.3m$	100
	0.5m	$4A_{and} + A_{5xor} + 7A_{latch} = 68.5$	34.3m	182
Systolic-II [11]	m	$T_{and} + T_{5xor} + T_{mux} + T_{dmux} + T_{latch} \approx 3.1$	$\approx 3.1m$	1.41
	0.5m	$4A_{and} + 4A_{xor} + 2A_{mux} + 9A_{latch} = 95.5$	47.8m	141
1-D Jain et al.[6]	m	$T_{and} + T_{xor} + T_{latch} + T_{broadcast_{185}} \approx 3.3$	$\approx 3.3m$	1.00
	m	$2A_{and} + 2A_{xor} + 5A_{latch} = 48.5$	48.5m	160
Our architecture(n=4)	m	$T_{and} + 2T_{xor} + T_{latch} + T_{broadcast_4} \approx 2.3$	$\approx 2.3m$. 00
	0.25m	$8A_{and} + 8A_{xor} + 4A_{mux} + 14A_{latch} = 152$	38m	88

 T_{and} : Delay of a two-input AND gate (0.33ns).

 T_{xor} : Delay of a two-input XOR gate (0.47ns).

 T_{mux} : Delay of a two-input Multiplex gate (0.45ns).

 T_{dmux} : Delay of a two-output Demultiplex gate (0.45ns).

 T_{3xor} : Delay of a three-input XOR gate (0.64ns).

 T_{5xor} : Delay of a five-input XOR gate (1ns).

Tlatch: Delay of a latch gate (0.87ns).

 $T_{broadcast_4}$: Delay of 4-bit broadcasting signal (0.18ns).

 $T_{broadcast_{188}}$: Delay of 155-bit broadcasting signal (1.63ns).

TABLE I

64ns). A_{3xor} : Are of a three-input XOR gate (6).

1. A_{5xor} : Are of a five-input XOR gate (10).

1. A_{tatch} : Are of a latch gate (7.5).

1. m is the order of the finite field $GF(2^m)$.

1. m is the order of the finite field $GF(2^m)$.

1. m is the order of the finite field $GF(2^m)$.

 A_{and} : Are of a two-input AND gate (1.5).

 A_{xor} : Area of a two-input XOR gate (4).

Amux: Area of a two-input Multiplex gate (3).

 A_{dmux} : Are of a two-output Demultiplex gate (3).

Comparisons for computing multiplications.

designs consume larger area. In fact, the computation speed of our architecture is the fastest when calculating independent multiplications. Moreover, as mentioned before, a huge amount of latches can be removed after merging. Therefore, the area size and power consumption are greatly reduced in Mekhallalati's designs and our design. Here, we also compare our architectures with a recent semi-systolic design [6]. To have a fair comparison, we project Jain's design into a 1-D architecture. In this 1-D semi-systolic architecture, the delay of the broadcast signal for a 155-bit design is estimated to be about 1.63ns without considering the wire loading. This delay could be

further shortened, but with more area consumed. In this table, we can see that our architecture still offers a smaller area-time complexity than Jain's design.

IV. Conclusion

In this paper, we propose a new low-complexity architecture to increase the performance of multiplication over $GF(2^m)$ by increasing the number of pipeline stage to shorten the clock cycle period and by merging the partitioned cells to avoid the one-clock-cycle gap problem. This architecture offers a low area-time complexity when used as the main core




Fig. 7. Our architecture with serial output circuits.

in an elliptic curve cryptosystem.

REFERENCES

- W. Diffie and M. Hellman, "New Directions in Cryptography," *IEEE Transactions on Information Theory*, vol. IT-22, pp. 644-654, November 1976.
- [2] R. Rivest, A. Shamir and L. Adleman, "A Method for Obtaining Digital Signatures and Public-Key Cryptosystems," Communications of the ACM, vol. 21, pp. 120-126, February 1978.
- [3] D. Denning, "Cryptography and data security", Addison-Wesley, 1982.
- [4] S. Bandyopadhyay and A. Sengupta, "Algorithms for multiplication in Galois field for implementation using systolic arrays," *IEE Proceedings*, Vol. 135, Pt. E, No. 6, pp. 336–340. November, 1988.
- [5] J.-H. Guo and C.-L. Wang, "Digit-serial systolic multiplier for Finite Fields GF(2^m), IEE. Proc.-Comput. Digit. Tech. Vol. 145, No. 2, PP. 143-148, March, 1998.
- [6] S. K. Jain, L. Song, and K. K. Parhi, "Efficient SemiSystolic Architectures for Finite-Field Arithmetic," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 1, pp. 101-113. March, 1998.
- [7] C.-S. Yeh, I. S. Reed, and T. K. Troung, "Systolic Multipliers for Finite Fields GF(2^m)," IEEE Transactions on Computers, Vol. c-33, pp. 357-360, 1984.
- [8] C.-L. Wang and J.-L. Lin, "Systolic Array Implementation of Multipliers for Finite Fields GF(2^m)," IEEE Transactions on Circuits and Systems, Vol. 38, No. 7, pp. 796-800, July, 1991.
- [9] S.-W. Wei, "VLSI Architectures for Computing Exponentiations, Multiplicative Inverses, and Divisions in GF(2^m)," IEEE Transactions on Circuits and Systems II: Analogs and Digital Signal Processing, Vol. 44, No. 10, pp. 847-855, October, 1997.

- [10] J.-H. Guo and C.-L. Wang, "Systolic Array Implementation of Euclid's Algorithm for Inversion and Division in GF(2^m)," IEEE International Symposium on Circuits and Systems, pp. 481-484, 1996.
- [11] M. C. Mekhallalati, M. K. Ibrahim, and A.S. Ashur, "New low complexity bidirectional systolic structures for serial multiplication over the finite field GF(q^m)," IEE Proc.-Circuits Devices System., vol. 145, no. 1, pp. 55-60, February, 1998.
- [12] A. Ghafoor and A. Singh, "Systolic architecture for finite filed exponentiation", in *IEE Proceedings*, Vol.136, Pt. E, No., 6, November, 1989.
- [13] M. A. Hasan and V. K. Bhargava, "Bit-Serial Systolic Divider and Multiplier for Finite Fields GF(2^m)," IEEE Transactions on Computers, Vol. 41, No. 8, pp. 972-980, July, 1992.
- [14] C.-L. Wang, "A Systolic Exponentiator for Finite Field GF(2^m)" in Proceedings of the 34th Midwest Symposium on Circuits and Systems, Vol.1, pp. 279-282.
- [15] M. A. Hasan and V. K. Bhargava, "Division and bit-serial multiplication over GF(q^m)," IEE Pro. Comput. Digit, 139, (3), pp. 230-236, May, 1992.
- [16] P. Scott, S. Taverns, and L. Peppard, "A fast multiplier for GF(2^m)," *IEEE Trans. Comput.*, 37, (6), pp. 735-739, 1988.
- [17] S.Y. Kung, "On supercomputing with systolic/wavefront array processors", Proc. IEEE, pp. 867-884, July, 1984.
- [18] I. Hsu, T. Troung, L. Deustsch, and I. Reed, "A comparison of VLSI architecture of finite field multiplier using dual, normal or standard bases," *IEEE Trans. Comput.* 37, (6), pp. 735-739, 1998.
- [19] M. C. Mekhallalati and A.S. Ashur, "Novel Structures for Serial Multiplication over the Finite Field GF(2^m)," in VLSI Signal Processing IX, pp. 65-74. October, 1996.
- [20] G. B. Agnew, R. C. Mullin, and S. A. Vanstone, "An Implementation of Elliptic Curve Cryptosystems Over F₂₁₅₅," IEEE Journal on Selected Areas in Communications, Vol. 11, No. 5, pp. 804-813, June, 1993.