Computer Organization and Design: The Hardware/Software Interface by Patterson and Hennessy

Cache Simulator 과제

컴퓨터공학과 16013076 박재현

1. 선택한 과제 수준(Challenge) - 10점

- ❖ Challenge (10점 만점)
 - ❖ Set associative data, instruction cache simulator LRU를 구현하고 프로그램 내에서 선택이 가능 하도록 구현 (Instruction / Data cache의 size는 서로 다를 수 있음)
 - ❖ 입력
 - Trace file
 - ❖ LRU mode / FIFO mode 선택
 - Instruction cache size, block size
 - Instruction associativity (1 ~ 16)
 - Data cache size, block size
 - Data cache associativity (1 ~ 16)
 - ❖ (cache size, block size 범위는 Advanced와 같음)
 - ❖ 출력

SEJONG UNIVERSITY

- Instruction cache access
- Instruction cache miss, miss ratio
- Data cache access
- Data cache miss, miss ratio



Computer Architecture 사진 1. 선택한 과제 수준 23

2. DineroIV 입력 정보

입력\파일	trace_1.din	trace_2.din
입력1	./dineroIV -I1-dsize 64k -I1-dbsize 4 -I1-dassoc 2 -I1-drepl I -I1-isize 128k -I1-ibsize 8 -I1-iassoc 4 -I1-irepl I -informat d < trace_1.din	./dineroIV -11-dsize 64k -11-dbsize 4 -11-dassoc 2 -11-drepl 1 -11-isize 128k -11-ibsize 8 -11-iassoc 4 -11-irepl 1 -informat d < trace_2.din
	Data cache size : 64KB	Data cache size : 64KB
	Data block size : 4B	Data block size : 4B
Data	Data cache associativity : 2	Data cache associativity : 2
Size	Instruction cache size : 128KB	Instruction cache size : 128KB
	Instruction block size : 8B	Instruction block size : 8B
	Instruction associativity : 4	Instruction associativity : 4
입력2	./dineroIV -I1-dsize 32k -I1-dbsize 4 -I1-dassoc 1 -I1-drepl I -I1-isize 512k -I1-ibsize 64 -I1-iassoc 16 -I1-irepl I -informat d < trace_1.din	./dineroIV -11-dsize 32k -11-dbsize 4 -11-dassoc 1 -11-drepl 1 -11-isize 512k -11-ibsize 64 -11-iassoc 16 -11-irepl 1 -informat d < trace_2.din
	Data cache size : 32K	Data cache size : 32K
	Data block size : 4B	Data block size : 4B
Data	Data cache associativity : 1	Data cache associativity : 1
Size	Instruction cache size : 512K	Instruction cache size : 512K
	Instruction block size : 64B	Instruction block size : 64B
	Instruction associativity : 16	Instruction associativity : 16

3. 수행한 화면

```
File: trace_1.din
Mode select (LRU : 1 / FIFO : 2) : 1
Instruction cache size (KB) : 128
Instruction cache block size (B) : 8
                                                                                                                                                                                                Tota1
                                                                                                                                                                                               662757
1.0000
Instruction cache block size (
Instruction associativity : 4
Data cache size (KB) : 64
Data cache block size (B) : 4
Data associativity : 2
                                                                                                                 Demand Misses
Demand miss rate
                                                                                                                                                                                              9183
0.0139
                                                                                                                 Multi-block refs
Bytes From Memory
( / Demand Fetches)
Bytes To Memory
( / Demand Writes)
Total Bytes r/w Mem
( / Demand Fetches)
                                                                                                                                                                                               0
73464
0.1108
0
0.0000
73464
0.1108
Instrcution cache
                                                                                                                  1-dcache
Access : 653574
Miss : 9183
                                                                                                                          and Fetches
action of total
                                                                                                                                                                                               290503
1.0000
Miss ratio : 0.0139
                                                                                                                 Demand Misses
Demand miss rate
                                                                                                                                                                                               21303
0.0733
Data cache
Access : 269200
Miss : 21303
Miss ratio : 0.0733
계속하려면 아무 키나 누르십시오 . . . _
                                                                                                                 Multi-block refs
Bytes From Memory
( / Demand Fetches)
Bytes To Memory
( / Demand Writes)
Total Bytes r/w Mem
( / Demand Fetches)
                                                                                                                      -Execution complete
                                                           사진 2. trace_1.din에서 입력 1 했을 때
```

--Simulation complete. 1-icache Metrics File: trace_2.din File: trace_2.din
Mode select (LRU: 1 / FIFO: 2): 1
Instruction cache size (KB): 128
Instruction cache block size (B): 8
Instruction associativity: 4
Data cache size (KB): 64
Data cache block size (B): 4
Data associativity: 2 Total Demand Fetches Fraction of total Demand Misses Demand miss rate 9183 0.0139 Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) 0 73464 0.1108 0 0.0000 73464 0.1108 Instrcution cache 1-dcache Metrics -----Demand Fetches Fraction of total Access : 653574 Miss : 9183 Miss ratio : 0.0139 Demand Misses Demand miss rate 21275 0.0732 Data cache Data cache Access: 269199 Miss: 21275 Miss ratio: 0.0732 계속하려면 아무 키나 누르십시오 . . . Multi-block refs Bytes From Memory (/ Demand Fetches) Bytes To Memory (/ Demand Writes) Total Bytes r/w Mem (/ Demand Fetches) 0 19504 0.0671 74604 0.4535 94108 0.3240

사진 3. trace_2.din에서 입력 1 했을 때

```
File: trace_1.din

Mode select (LRU: 1 / FIFO: 2): 1

Instruction cache size (KB): 512

Instruction cache block size (B): 64

Instruction associativity: 16

Data cache size (KB): 32

Data cache block size (B): 4

Data associativity: 1

Instruction cache

Data cache block size (B): 4

Data associativity: 1

Instruction cache

Access: 661332

Miss: 1425

Miss ratio: 0.0022

Data cache

Access: 257735

Miss: 32768

Miss: 32768

Miss: 32768

Miss: 32768

Miss: 32768

Miss: 32768

Miss: 310: 0.1128

Miss: 32768

Miss: 32768
```

사진 4. trace_1.din에서 입력 2 했을 때

```
File: trace_2.din

Mode select (LRU: 1 / FIFO: 2): 1
Instruction cache size (KB): 512
Instruction cache block size (B): 64
Instruction associativity: 16
Data cache size (KB): 32
Data cache block size (B): 4
Data associativity: 1

Instruction cache
Access: 661332
Miss: 1425
Miss ratio: 0.0022

Data cache
Access: 257740
Miss: 32734
Miss: 32734
Miss: 32734
Miss ratio: 0.1127
계속하려면 아무 키나 누르십시오...

사진 5. trace_2.din에서 입력 2 했을 때
```

4. 느낀점

이번 과제를 받고 나서 정말 막막했다. 수업도 들었고 틈틈이 공부를 했지만 막상 Cache 에 대해 잘 몰랐고 Cache Simulator를 구현하는 건 접근조차도 못했다. 구현하기 전 Cache의 Tag, Index, BlockOffset에 대한 정의를 공부하고 각각의 길이를 구하는 법을 한참 동안 인터넷 서칭도 하고 책도 보며 공부를 했다. 하루 정도 공부하고 C언어로 코드를 짜기 시작했다. 짜다 보니 LRU 방식을 하기 위해 리스트를 만들어야 하는데 귀찮아서 C++로 넘어가서 라이브러리를 사용했다.

과제를 통해 Cache의 전반적인 동작방법을 확실히 익혔으며 Cache Simulator를 구현하기는 힘들었지만 재미있었던 과제였다.