

FPGA Prototyping with Verilog examples.pdf — FPGA prototyping by Verilog examples

45 共 521 页

152.44

缩略图

43

44

45

46

47

in Figure 1.4. The uut block is the unit under test, the test vector generator block generates testing input patterns, and the monitor block examines the output responses. A simple testbench for the 2-bit comparator is shown in Listing 1.7.

Listing 1.7 Testbench for a 2-bit comparator

```

// The 'timescale directive specifies that
// the simulation time unit is 1 ns and
// the simulation timestep is 10 ps
`timescale 1 ns/10 ps

5
module eq2_testbench;
  // signal declaration
  reg [1:0] test_in0, test_in1;
  wire test_out;

10
  // instantiate the circuit under test
  eq2 uut
    (.a(test_in0), .b(test_in1), .aeqb(test_out));

15
  // test vector generator
  initial
  begin
    // test vector 1
    test_in0 = 2'b00;
    test_in1 = 2'b00;
20
    # 200;
    // test vector 2
    test_in0 = 2'b01;
    test_in1 = 2'b00;

25
    # 200;
    // test vector 3
  end

```

TESTBENCH

13

46 共 521 页

TESTBENCH 13

缩略图

43

44

45

46

47

```
25      # 200;
      // test vector 3
      test_in0 = 2'b01;
      test_in1 = 2'b11;
      # 200;
30      // test vector 4
      test_in0 = 2'b10;
      test_in1 = 2'b10;
      # 200;
      // test vector 5
35      test_in0 = 2'b10;
      test_in1 = 2'b00;
      # 200;
      // test vector 6
40      test_in0 = 2'b11;
      test_in1 = 2'b11;
      # 200;
      // test vector 7
45      test_in0 = 2'b11;
      test_in1 = 2'b01;
      # 200;
      // stop simulation
      $stop;
      end

50 endmodule
```

#200 即 200 个时间单位

The code consists of a module instantiation statement, which creates an instance of the 2-bit comparator, and an *initial block*, which generates a sequence of test patterns. The initial block is a special Verilog construct, which is executed once when simulation starts. The statements inside an initial block are executed sequentially. Each test pattern is generated by three statements, as in

```
// test vector 2
test_in0 = 2'b01;
test_in1 = 2'b00;
# 200;
```

The first two statements specify the values for the `test_in0` and `test_in1` signals and the third indicates that the two values will last for 200 time units. The last statement, `$stop`, is a Verilog system function that stops the simulation and returns the control to simulation