```
1. | . Ditwise operator

assign c = a \mid b:

2. 22 \cdot 11 - 29ical operators

(state == idle) | (State == 0p) 22 (count >10))
```

3. { } — Concatenation operators wire 13:0] a4;

Wire [7:0] b8.(8); $assign b8 = \{a4, a4\};$ $assign d8 = \{b8[3:0], C8[3:0]\};$ $assign c8 = \{b8[7:2], 2/b00\};$

4. Conditional Operator

assign max = (a>b)? ((a>c)?a:c): ((b>c)?b:c);

5. Expression bit-length adjustment 从左看到名,以最从往为粉准,特龙手处到考较都打成到最低能能在我的操作,些后将结果他上手处往数难的调整。 wire [7:0] a, b:

Wire [7:0] Sum1, Sum2; assign Sum1=(a+b+0)=>1; assign Sum2=(a+b)>>1; O是32往整数。有名对 a.b约底到32往, 庭年, 些为破成 8位 Shm2称是8位, 无位 扩展到32位。 对有符号的整数处 点 差别 @重整

6. LJZ

dir

Sig-out

Sig-in

Sig-in

3阳层至bidirectiond pot 有用

Sig-out Di 注 bi 要中吸的 inout 类型

```
module bi_demo (
inout wire bi,

);

assign sig_out = output_expression;

assign bi = (dir)? sig_out : 1'bz;

assign sig_in = bi;
```