```
always (a (···)
begin
end
```

每一年 always block 都是一生故生物。一年柳红 loop 常见的特殊是将一生这里生的生 always block中 就值 reg y;
reg a,b, clear;
alway @#
if(clear) y=1'b0;

always @\*
y=a&b;

15上代码是不可综合, 少同时被防电锅延锅, 友粹的电路不移生

構见的特別及在有一步多路 Incomplete branch and incomplete output assignment 生態 1年1年記: 出版 1年1年記: dwgys @\*

if (a > b) gt = |'b|; el= if (a = = b)eq = |'b|;

解设: O if ele かえ塾. 没有支持 a-bin情况, 当a-binf. gt 新eq 起旅等時, 电路设有 那么 verileg 至近所情况下定位用 latch た论行物等于 previous value 延迟 みぬら ② a>binf. eq=? a==binf gt=? ※是同情况 生 case 又是一样

## 3.7.2 Guidelines

The always block is a flexible and powerful language construct. However, it must be used with care to infer correct and efficient circuits and to avoid any discrepancy between synthesis and simulation. Following are the coding guidelines for the description of combinational circuits:

- Assign a variable only in a single always block.
- · Use blocking statements for combinational circuits.
- Use @\* to include all inputs automatically in the sensitivity list.
- Make sure that all branches of the if and case statements are included.
- Make sure that the outputs are assigned in all branches.
- One way to satisfy the two previous guidelines is to assign default values for outputs in the beginning of the always block.
- Describe the desired full case and parallel case in code rather than using software directives or attributes.
- Be aware of the type of routing network inferred by different control constructs.
- Think hardware, not C code.