Spring 2020

# Appendix

Jaeyoung Choi

choi@ssu.ac.kr

# Appendix A. SIC/XE instruction Set

### Appendix A

## SIC/XE Instruction Set and Addressing Modes

#### Instruction Set

In the following descriptions, uppercase letters refer to specific registers. The notation m indicates a memory address, n indicates an integer between 1 and 16, and r1 and r2 represent register identifiers. Parentheses are used to denote the contents of a register or memory location. Thus  $A \leftarrow (m..m+2)$  specifies that the contents of the memory locations m through m+2 are loaded into register  $A; m..m+2 \leftarrow (A)$  specifies that the contents of register A are stored in the word that begins at address m.

The letters in the Notes column have the following meanings:

- P Privileged instruction
- X Instruction available only on XE version
- F Floating-point instruction
- C Condition code CC set to indicate result of operation (<, =, or >)

The Format column indicates which SIC/XE instruction format is to be used in assembling each instruction; 3/4 means that either Format 3 or Format 4 can be used. All instructions for the standard version of SIC are assembled using the format described in Section 1.3.1 (which is compatible with Format 3). Instruction subfields that are not required, such as the address field for an RSUB instruction, are set to zero.

Mnemonic	Format	Opcode	ode Effect	
ADD m	3/4	18	$A \leftarrow (A) + (mm+2)$	
ADDF m	3/4	58	$F \leftarrow (F) + (mm+5)$	XF
ADDR r1,r2	2	90	$r2 \leftarrow (r2) + (r1)$	X
AND m	3/4	40	$A \leftarrow (A) & (mm+2)$	
CLEAR r1	2	B4 .	r1 ← 0	X
COMP m	3/4	28	(A): (mm+2)	C
COMPF m	3/4	88	(F): (mm+5)	XFC
COMPR r1,r2	2	A0	(r1): (r2)	хс
DIV m	3/4	24	$A \leftarrow (A) / (mm+2)$	
DIVF m	3/4	64	$F \leftarrow (F) / (mm+5)$	ΧF
DIVR r1,r2	2	9C	$r2 \leftarrow (r2) / (r1)$	X
FIX	1	C4	$A \leftarrow (F)$ [convert to integer]	ΧF
FLOAT	1	C0	$F \leftarrow (A)$ [convert to floating]	ΧF
HIO	1	F4	Halt I/O channel number (A)	PX
J m	3/4	3C	$PC \leftarrow m$	
JEQ m	3/4	30	$PC \leftarrow m \text{ if } CC \text{ set to } =$	
JGT m	3/4	34	$PC \leftarrow m \text{ if } CC \text{ set to } >$	
JLT m	3/4	38	$PC \leftarrow m \text{ if } CC \text{ set to } <$	
JSUB m	3/4	48	$L \leftarrow (PC); PC \leftarrow m$	
LDA m	3/4	00	$A \leftarrow (mm+2)$	
LDB m	3/4	68	$B \leftarrow (mm+2)$	X
LDCH m	3/4	50	A [rightmost byte] $\leftarrow$ (m)	
LDF m	3/4	70	$F \leftarrow (mm+5)$	XF
LDL m	3/4	08	$L \leftarrow (mm+2)$	
LDS m	3/4	6C	$S \leftarrow (mm+2)$	X
LDT m	3/4	74	$T \leftarrow (mm+2)$	
LDX m	3/4	04	$X \leftarrow (mm+2)$	
LPS m	3/4	D0	Load processor status from information beginning at address m (see Section 6.2.1)	PX
MUL m	3/4	· 20	$A \leftarrow (A) * (mm+2)$	

Appendix Spring 2020

# Appendix A. SIC/XE instruction Set

Mnemonic	Format	Opcode	Effect	Notes
MULF m	3/4	60	F ← (F) * (mm+5)	ХF
MULR r1, r2	2	98	$r2 \leftarrow (r2) * (r1)$	X
NORM	1	C8	$F \leftarrow (F)$ [normalized]	XF
OR m	3/4	44	$A \leftarrow (A) \mid (mm+2)$	
RD m	3/4	D8	A [rightmost byte] ← data from device specified by (m)	P
RMO r1,r2	2	AC	r2 ← (r1)	X
RSUB	3/4	4C	$PC \leftarrow (L)$	
SHIFTL r1,n	2	A4	$r1 \leftarrow (r1)$ ; left circular shift n bits. {In assembled instruction, $r2 = n-1$ }	X
SHIFTR f1,n	2	A8	$r1 \leftarrow (r1)$ ; right shift n bits, with vacated bit positions set equal to leftmost bit of $(r1)$ . {In assembled instruction, $r2 = n-1$ }	X
SIO	1	F0	Start I/O channel number (A); address of channel program is given by (S)	PX
SSK m	3/4	EC	Protection key for address m $\leftarrow$ (A) (see Section 6.2.4)	PX
STA m	3/4	0C	$mm+2 \leftarrow (A)$	
STB m	3/4	78	$mm+2 \leftarrow (B)$	X
STCH m	3/4	54	$m \leftarrow (A)$ [rightmost byte]	
STF m	3/4	80	$mm+5 \leftarrow (F)$	ΧF
STI m	3/4	D4	Interval timer value $\leftarrow$ (mm+2) (see Section 6.2.1)	PX
STL m	3/4	14	mm+2 ← (L)	
STS m	3/4	7C	mm+2 ← (S)	X
STSW m	3/4	E8	mm+2 ← (SW)	<b>P</b>
STT m	3/4	84	$mm+2 \leftarrow (T)$	X
STX m	3/4	10	$mm+2 \leftarrow (X)$	
SUB m	3/4	1C	$A \leftarrow (A) - (mm+2)$	
SUBF m	3/4	5C	$F \leftarrow (F) - (mm+5)$	ΧF

Mnemonic Format Opco		Opcode Effect		Notes	
		94	$r2 \leftarrow (r2) - (r1)$	x	g*
SVC n	2	В0	Generate SVC interrupt. {In assembled instruction, $r1 = n$ }	X	
TD m	3/4	E0 :	Test device specified by (m)	P	C
TIO	1	F8	Test I/O channel number (A)	PΧ	C
TIX m	3/4	2C	$X \leftarrow (X) + 1$ ; $(X)$ : $(mm+2)$		C
TIXR r1	2	B8	$X \leftarrow (X) + 1$ ; $(X)$ : $(r1)$	X	C
WD m	3/4	DC	Device specified by $(m) \leftarrow (A)$ [rightmost byte]	P	

#### **Instruction Formats**

Format 1 (1 byte):



Format 2 (2 bytes):

8	4	4
ор	rt	r2

Format 3 (3 bytes):

6	1	1	1	1	1	1	12
ор	n	i	×	b	Р	е	disp

Format 4 (4 bytes):

6	1 1	1 1	1	1	20
ор	n i	x	P	е	address

#### **Addressing Modes**

The following addressing modes apply to Format 3 and 4 instructions. Combinations of addressing bits not included in this table are treated as errors by the machine. In the description of assembler language notation, c indicates a constant between 0 and 4095 (or a memory address known to be in this range); m indicates a memory address or a constant value larger than 4095. Further information can be found in Section 1.3.2.

Appendix Spring 2020

# Appendix B. ASCII Character Codes

The letters in the Notes column have the following meanings:

- 4 Format 4 instruction
- D Direct-addressing instruction
- A Assembler selects either program-counter relative or base-relative mode
- S Compatible with instruction format for standard SIC machine. Operand value can be between 0 and 32,767 (see Section 1.3.2 for details).

Addressing type	Flag bits	Assembler language notation	Calculation of target address TA	Operand	Notes	
Simple	110000	ор с	disp	(TA)	D	
	110001	+op m	addr	(TA)	4 D	
	110010	op m	(PC) + disp	(TA)	Α	
	110100	op m	(B) + disp	(TA)	Α	
	111000	op c,X	disp + (X)	(TA)	D	
	111001	+op m,X	addr + (X)	(TA)	4 D	
	111010	op m,X	(PC) + disp + (X)	(TA)	Α	
	111100	op m,X	(B) + disp + (X)	(TA)	A	
	000	op m	b/p/e/disp	(TA)	D S	
	001	op m,X	b/p/e/disp + (X)	(TA)	D S	
Indirect	100000	op @c	disp	((TA))	D	
	100001	+op @m	addr	((TA))	4 D	
	100010	op @m	(PC) + disp	((TA))	Α	
	100100	op @m	(B) + disp	((TA))	Α	
Immediate	010000	op #c	disp	TA	D	
	010001	+op #m	addr	TA	4 D	
	010010	op #m	(PC) + disp	TA	A	
5	010100	op #m	(B) + disp	TA	A	

### Appendix B

### **ASCII Character Codes**

Hex code	ASCII character	Hex Code	ASCII character	Hex code	ASCII character	Hex code	ASCII character
00	NUL	20	SP	40	@	60	
01	SOH	21	!	41	Α	61	a
02	STX	22	"	42	В	62	b
03	ETX	23	#	43	C	63	c
04	EOT	24	\$	44	D	64	d
05	ENQ	25	%	45	E	65	e
06	ACK	26	&	46	F	66	f
07	BEL	27	,	47	G	67	g
08	BS	28	(	48	Н	68	g h
09	HT	29	)	49	I	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
0C	FF	2C	,	4C	L	6C	1
0D	CR	2D	_	4D	M	6D	m
0E	SO .	2E	•	4E	N	6E	n
$\mathbf{0F}$	SI	2F	/	4F	0	6 <b>F</b>	O
10	DLE	30	0	50	P	70	p
11	DC1	31	1	51	Q	71	q
12	DC2	32	2	52	R	72	r
13	DC3	33	3	53	S	73	S
14	DC4	34	4	54	T	74	t
15	NAK	35	5	55	U	75	u
16	SYN	36	6	56	V	76	$\mathbf{v}$
17	ETB	37	7	57	W	77	w
18	CAN	38	8	58	X	78	x
19	EM	39	9	59	Y	79	y
1A	SUB	3A	:	5A	Z	7A	z
1B	ESC	3B	;	5B	[	7B	{
1C	FS	3C	<	5C	\	7C	1
1D	GS ·	3D	=	5D	]	7D	}
1E	RS	3E	>	5E	^	7E	~
1F ·	US	3F	?	5F	_	7F	DEL

Appendix Spring 2020