#### **WIREFRAME:**

# Supporting Data-dependent Parallelism through Dependency Graph Execution in GPUs

AmirAli Abdolrashidi<sup>†</sup>, Devashree Tripathy<sup>†</sup>, Mehmet E. Belviranli<sup>‡</sup>,

Laxmi N. Bhuyan<sup>†</sup>, Daniel Wong<sup>†</sup>


†University of California Riverside ‡Oak Ridge National Laboratory








### Introduction



MICRO 50



### Introduction






### Motivation

 Despite the support for parallelism, GPUs lack support for data-dependent parallelism.




## Example: Wavefront Pattern






## Example: Wavefront Pattern





### Example: Wavefront Pattern



...until the application ends




#### **Global Barriers (Original)**

for i = 1 to nWave:

-Kernel Launch


-Synchronize













































#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize



**Kernel Execution Pattern** 



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize



**Kernel Execution Pattern** 

MICRO 50



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 

MICRO 50



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize


#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 



#### **CDP (Nested)**

#### **RUN**:

-Parent Kernel Launch


-Synchronize


#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 

MICRO 50



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch


-Synchronize


#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 



#### **CDP (Nested)**

#### **RUN**:

-Parent Kernel Launch


-Synchronize


#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize





**Kernel Execution Pattern** 



#### **CDP (Nested)**

#### RUN:

-Parent Kernel Launch

-Synchronize

#### **Parent Kernel:**

for i = 1 to nWaves:

-Child Kernel Launch

-Synchronize



Device-side kernel launch still has significant overhead

NO multi-parent dependency support




Still NO general dependency support!



### Motivation

• There is a need for a generalized support for finer-grain inter-block data dependency for more performance and efficiency.





### Motivation

- Current limitations
  - High device-side kernel launch overhead
  - No general inter-block data dependency support



Host (CPU)



#### **Programming Model**


```
#define parent1 dim3 (blockIdx.x-1,
blockIdx.y, blockIdx.z);
#define parent2 dim3 (blockIdx.x, blockIdx.y-
1, blockIdx.z);
void* DepLink() {
    if (blockIdx.x > 0)
WF::AddDependency(parent1);
    if (blockIdx.y > 0)
WF::AddDependency(parent2);
}
int main() {
    kernel<<<GridSize, BlockSize,
DepLink>>>(0, args);
}
__WF___ void kernel(args) {
    processWave();
}
```

Host (CPU)



#### **Programming Model**

```
#define parent1 dim3 (blockIdx.x-1,
blockIdx.y, blockIdx.z);
#define parent2 dim3 (blockIdx.x, blockIdx.y-
1, blockIdx.z);
void* DepLink() {
    if (blockIdx.x > 0)
WF::AddDependency(parent1);
    if (blockIdx.y > 0)
WF::AddDependency(parent2);
}
int main() {
    kernel<<<GridSize, BlockSize,
DepLink>>>(0, args);
}
__WF__ void kernel(args) {
    processWave();
}
```




Host (CPU)



#### **Programming Model**

```
#define parent1 dim3 (blockIdx.x-1,
blockIdx.y, blockIdx.z);
#define parent2 dim3 (blockIdx.x, blockIdx.y-
1, blockIdx.z);
void* DepLink() {
    if (blockIdx.x > 0)
WF::AddDependency(parent1);
    if (blockIdx.y > 0)
WF::AddDependency(parent2);
}
int main() {
    kernel<<<GridSize, BlockSize,
DepLink>>>(0, args);
}
__WF___ void kernel(args) {
    processWave();
}
```




Host (CPU)




#### **Programming Model**


```
#define parent1 dim3 (blockIdx.x-1,
blockIdx.y, blockIdx.z);
#define parent2 dim3 (blockIdx.x, blockIdx.y-
1, blockIdx.z);
void* DepLink() {
    if (blockIdx.x > 0)
WF::AddDependency(parent1);
    if (blockIdx.y > 0)
WF::AddDependency(parent2);
}
int main() {
    kernel<<<GridSize, BlockSize,
DepLink>>>(0, args);
}
__WF__ void kernel(args) {
    processWave();
}
```













### Programming Model

- New functions are needed to support dependency in CUDA
  - Add dependency
  - Policy settings
- Proposing DepLinks model
  - Would assign a dependency graph generation function to a kernel
  - Easy to learn and use



### Wireframe Pseudo-code


```
parent1 := (X-1, Y)
parent2 := (X, Y-1)
```

#### **RUN:**

-Kernel Launch (DepLinks)

#### DepLinks @BLOCK (X,Y):

- -Add Dependency (parent1)
- -Add Dependency (parent2)





### Wireframe Pseudo-code


parent1 := (X-1, Y)parent2 := (X, Y-1)

#### **RUN:**

-Kernel Launch (DepLinks)

#### DepLinks @BLOCK (X,Y):

- -Add Dependency (parent1)
- -Add Dependency (parent2)





### Wireframe Pseudo-code


parent1 := (X-1, Y)parent2 := (X, Y-1)

#### **RUN:**

-Kernel Launch (DepLinks)

#### DepLinks @BLOCK (X,Y):

- -Add Dependency (parent1)
- -Add Dependency (parent2)




MICRO 50



#### Dependency Graph


- Parent count and level of every node determined at runtime
- Sent to the GPU's global memory





#### Node Renaming

To minimize data level range in the buffers





### Dependency-Aware TB Scheduler (DATS)

- Thread block scheduler
  - Issues the relevant thread block at the time for execution based on the dependency graph
- Dependency Graph Buffer (DGB)
  - Cache data from global memory
  - Challenge: Efficient caching and data utilization



### Dependency-Aware TB Scheduler (DATS)


Data stored in compressed sparse (CSR) format

To reduce memory usage


- Thread blocks → Node Array
- Dependencies → Edge Array

space complexity























#### Node State Table







#### Node State Table










































































States: 3 R D State D D Wait 2 0 Parent Count 0 0 0 Enough spaces Ready 0 Level 1 to load to DGB Processing Global Node ID 0 Done 0 4 6 3 4 6 3 5 6 4 4 8



# Example: ...Reloading data





# Example: ...Reloading data

States: State W W D R Wait 2 Parent Count 0 0 Ready Load complete! 2 Level 1 Processing Global Node ID 4 2 Done Н 0 #4 | #5 | #4 0 2 3 6 6 6 8




# Example: ...Reloading data

States: State W W D R Wait 2 Parent Count 0 0 Ready Load complete! 2 Level 1 **Processing** Global Node ID 4 Done 6 Н 0 #4 | #5 | #4 6 0 2 3 6 6 6 8




# Example: Update Buffer Load






# Example: Update Buffer Load





# Example: Update Buffer Load





### Challenges

- Minimizing global memory usage
  - Used CSR format


- Minimizing the buffer size
  - Limit Level Range

Local Node/Edge Array size



### Level Range

 Unbalanced execution may entail using the baseline TB scheduling policy (LRR).




Sample benchmark (HEAT2D) w/ LRR scheduler



### Level Range

- Unbounded level range means:
  - Larger DGB is required
  - Limiting TB execution


Key challenge: Efficient scheduling





# Level-bound Scheduling (LVL)

- Prioritizing lower-level thread blocks in the graph
- More ready nodes → More parallelism
- Minimizing the buffering operation
- Limiting the level range to avoid serialization





# Local Node Array Size


Empirical estimation used



- Empirical estimation used
- Reduce size
  - Until performance suffers




- Empirical estimation used
- Reduce size
  - Until performance suffers



- LRR\_PUB - LVL\_PUB - LRR\_IPC - LVL\_IPC



- Empirical estimation used
- Reduce size
  - Until performance suffers




- LRR\_PUB - LVL\_PUB - LRR\_IPC - LVL\_IPC



Empirical estimation used

Reduce size

• Until performance suffers




- LRR\_PUB - LVL\_PUB - LRR\_IPC - LVL\_IPC

Size chosen (128 entries)



Empirical estimation used

- Reduce size
  - Until performance suffers
- LVL saves 64% PUB size




- LRR\_PUB - LVL\_PUB - LRR\_IPC - LVL\_IPC

Size chosen (128 entries)




Empirical estimation used






Empirical estimation used






- Empirical estimation used
  - LVL requires 75% less storage





- Empirical estimation used
  - LVL requires 75% less storage
  - 256 entries





#### Evaluation


- Evaluation platform
  - GPGPU-Sim v3.2.2 (GTX480)
  - Six data dependency-heavy benchmarks
- Cases
  - Global, CDP
  - DepLinks primitives
  - LRR and LVL
    - LVL=3



4K Graph Size









31










4K Graph Size

Barriers enforced by DepLinks instead; kernel launch overhead removed






4K Graph Size

Barriers removed. Nodes can now run ahead.








#### Performance


Speedup across different graph sizes





#### Performance

Speedup across different graph sizes





## **Evaluation Summary**

2KB area overhead

No significant impact on L2 miss rate

- Low global memory request overhead
  - 0.13% Average



#### Conclusion

• Presenting Wireframe, hardware support for GPU data dependency

Supporting generalized inter-block dependencies through hardware

Minimizing buffering through level-bound TB scheduling

45% average speedup improvement over the baseline




# Thank you!

Questions?



## Computations vs Launch Overhead


- With a constant data size
  - Kernel launches increase with graph size
- is still sizable at 9K nodes.
  - times on average






## Performance

• Impact on L2 ~ 0.5%





# Performance (IPC)





# Thank you!

Questions?