# LAB8

### **Group C**

Edward Enriquez, eenriquez@cpp.edu, ID 013242619 Lorenzo Antonio Fabian Lopez, Ifabianlopez@cpp.edu, ID 014903070 Rafael Gaeta, rgaeta@cpp.edu, ID 014522794

#### Contribution:

Edward Enriquez 50% Code creation and analysis

Lorenzo Antonio Fabian Lopez 25% Analysis of results and conclusion

Rafael Gaeta 25% Report and graphics

#### **Abstract**


To perform this lab design a 4-bit barrel shifter. The barrel shifter will be located between the output of the 4-bit BCD and the input. Assign the 2-SW per digit to control the barrel shifters. Additionally the circuit design must contain two buttons that when pressed and released, will enable/disable the circuit, and the second button will make the counter go up/down.

### Specifications,


- Define Circuit Schematic/Diagram
- 4-bit barrel shifters
- 2 switches to control barrel shifters
- Total power = No Specifications Given
- Number of LUT = No Specifications Given

# **Circuit Design**

## **Diagram**



# Verilog Generated Schematic




### Code Detail

There were 2 files which were added to the code of the previous labs. These were the mux.v module and the shifter.v module. Apart from that, the bdc\_32.v, top.v, and nxsys4ddr.xdc files were modified to adjust for the new functions and inputs.

The mux.v module used structural modeling to describe a 2x1 multiplexer. The multiplexer module used the typical schematic which used a NOT gate, two AND, and an OR gate.

```
`timescale 1ns / 1ps
 2
 3 module mux(
 4
                  input in0,
 5
                  input in1,
 6
                  input sel,
 7
                  output out
 8
                  );
 9
10
                  wire w1;
                  wire w2;
11
12
                  wire w3;
13
14
                  not (w1, sel);
                  and(w2,in0,w1);
15
16
                  and(w3, in1, sel);
17
                  or(out, w2, w3);
18
19 🖨 endmodule
```

mux.v



The shifter.v module described a 4-bit barrel shifter using 8 instantiations of multiplexers. The module had a 4-bit input, a 4-bit output, and a 2-bit select input. The 8 multiplexer instantiations were split into 2 rows of 4.

Each 2x1 multiplexer in the first row had each module input bit paired with its succeeding bit. The select for the multiplexers in this row was the zero bit of the module select. The outputs of this row were connected to wire v.

Each 2x1 multiplexer in the second row had each bit of wire v paired with the signal two bits over. The select for the multiplexers in this row was the first bit of the module select. The outputs of this row were connected to the module output.

```
1 timescale 1ns / 1ps
                                     43
                                             mux mux10
3 ( module shifter(
                                           .in0(v[0]),
.in1(v[2]),
                                     45
                                    46
                                            .sel(sel[1]),
6 output [3:0] out 47 7 ); 48
                                             .out(out[0])
                                    49
                                            );
     wire [3:0] v;
                                    50
                                    51
                                             mux mux11
     mux mux00
                                    52
      .in0(in[0]),
                                            .in0(v[1]),
                                    53
     .in1(in[1]),
                                     54
                                             .in1(v[3]),
     .sel(sel[0]),
                                     55
                                             .sel(sel[1]),
      .out(v[0])
                                     56
                                             .out(out[1])
                                     57
     mux mux01
                                     58
                                    59
                                             mux mux12
     .in0(in[1]),
                                    60
                                             .in0(v[2]),
                                    61
      .sel(sel[0]),
                                    62
                                             .in1(v[0]),
      .out(v[1])
                                     63
                                             .sel(sel[1]),
                                     64
                                             .out(out[2])
                                     65
                                    66
     .in0(in[2]),
                                     67
                                             mux mux13
      .in1(in[3]),
                                    68
      .sel(sel[0]),
                                            .in0(v[3]),
.in1(v[1]),
                                     69
                                     70
                                     71
                                            .sel(sel[1]),
     mux mux03
                                    72
                                             .out(out[3])
      .in0(in[3]),
                                    73
      .in1(in[0]).
                                    74
     .sel(sel[0]),
                                    75 🖨 endmodule
      .out(v[3])
```

shifter.v

The bcd\_32 module was modified in such a way so that the eight 4-bit outputs of the bcd\_counter.v instantiations were inputted into eight instantiations of the shifter. The output of the shifter modules was now the output of the bcd\_32 module. The select of the shifters was added as a 16-bit input.

```
1 'timescale 1ns / 1ps
2 module bcd_32(
                    input rst,
                    input en,
                    input upd,
                    input load,
                    input [3:0] value,
                    input [2:0] select, //load select
                    input [15:0] sel, //shift select
10
11
                    output wire [31:0] count
                   wire [7:0] tmp;
14
                   wire [31:0] hold;
15
16
                   assign tmp[0] = en;
17
18
19
                   generate
20 🖯
                   for (i = 0; i < 8; i = i + 1)
21
                   begin
22
                   bcd_counter UNIT (
23
                                        .clk(clk),
                                        .rst(rst),
25
                                        .en in(tmp[i]),
26
                                        .upd(upd),
27
                                        .load(load),
28
29
                                        .select(select),
30
                                        .key(i),
                                        .op(hold [4*(i+1)-1 : 4*i]),
31
32
                                        .en_out(tmp[i+1])
33
                   shifter mod (
35
                                        .in(hold [4*(i+1)-1 : 4*i]),
                                       .sel(sel[2*i+1:2*i]),
36
37
                                        .out(count[4*(i+1)-1 : 4*i])
38
                 end
40
                 endgenerate
41 @ endmodule
```

bcd 32.v

For this lab, a 1-bit input named *speed* and a 16-bit input named *select\_line* were added to the *top.v* module. Inputs irrelevant to this lab were commented out.

Three *always*@ blocks were added to the *top.v* file as well. The first block toggled the enable bit on the positive edge of the enable button. The second block toggled the up/down counter bit with the positive edge of the upd button. The final block decreased the *SW* variable whenever the speed button was pressed which in turn increased the clock speed of the system.

The *select\_line* input was used as the select for the shifters in the *bcd\_32* module.

```
`timescale 1ns / 1ps
2 module top(
             input clk,
            input rst,
            //input [4:0] SW, 41 🖓
input enable, 42 🖒
input upd, 43
                                                always@(posedge speed)
SW=SW-1;
            input enable,
          43
                                                     clk divider GEN (
                                                                         .clk(clk),
                                                                         .rst(rst),
                                                                         .SW(SW),
                                                                         .clk_div(clk_div)
                                                wire [31:0] TMP;
         );
16
                                                      bcd 32 BCD (
                                                                      .clk(clk_div),
18
                                         53
                                                                      .rst(rst),
           reg en;
           reg up;
                                                                      .en(en),
           reg [4:0] SW;
21
                                         55
                                                                      .upd(up),
           initial SW=5'b11111;
22
                                         56
                                                                      .count (TMP).
23
                                                                      .load(1'b0),
                                                                      .value(4'b0000),
                                         59
                                                                      .select(3'b000),
26
27
          if(en)
                                         60
                                                                      .sel(select_line)
28
           en=0;
29
           else
                                         62
                                                    ssd_gen SSD (
           en=1;
                                                                      .SW (TMP),
                                         63
                                         64
                                                                       .clk(clk),
32
                                                                      .rst(rst),
          always@(posedge upd)
                                         66
          begin
                                                                      .a_to_g(a_to_g),
          if(up)
                                         67
                                                                      .an(an),
           up=0;
                                         68
                                                                       .dp(dp)
                                         69
           up=1;
                                         70 endmodule
           end
```

In the nxsys4ddr.xdc file the switches were all set to be a single bit in the 16-bit input select\_line. The inputs speed, rst, upd, and en were all set to be buttons.


```
14 | ##Switches
        15
        16 set property -dict { PACKAGE PIN J15 IOSTANDARD LVCMOS33 } [get ports { select line[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
        17 set property -dict { PACKAGE PIN L16
                                            IOSTANDARD LVCMOS33 } [get_ports { select_line[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
         18 set_property -dict { PACKAGE_PIN M13
                                             IOSTANDARD LVCMOS33 } [get ports { select_line[2] }]; #IO L6N_T0_D08_VREF_14_Sch=sw[2]
         19 set_property -dict { PACKAGE_PIN R15
                                             IOSTANDARD LVCMOS33 } [get_ports { select_line[3] }]; #IO_L13N_T2_MRCC_14_Sch=sw[3]
         20 | set_property -dict { PACKAGE_PIN R17
                                             IOSTANDARD LVCMOS33 } [get_ports { select_line[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
         21 set_property -dict { PACKAGE_PIN T18 | IOSTANDARD LVCMOS33 } [get_ports { select_line[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
        22 set property -dict { PACKAGE_PIN U18
                                            IOSTANDARD LVCMOS33 } [get ports { select_line[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
         23 set property -dict { PACKAGE FIN R13 IOSTANDARD LVCMOS33 } [get ports { select_line[7] }]; #IO L5N TO DO7 14 Sch=sw[7]
         24 set_property -dict { PACKAGE_PIN T8
                                             IOSTANDARD LVCMOS18 } [get_ports { select_line[8] }]; #IO_L24N_T3_34 Sch=sw[8]
            set_property -dict { PACKAGE_PIN U8
                                             IOSTANDARD LVCMOS18 } [get_ports { select_line[9] }]; #IO_25_34 Sch=sw[9]
        27 set property -dict { PACKAGE FIN T13 | IOSTANDARD LVCMOS33 } [get_ports { select_line[11] }]; #10_L23F_T3_A03_D19_14 Sch=sw[11]
         28 set_property -dict { PACKAGE_PIN H6
                                             IOSTANDARD LVCMOS33 } [get_ports { select_line[12] }]; #IO_L24P_T3_35 Sch=sw[12]
         29 set_property -dict { PACKAGE_PIN U12
                                             IOSTANDARD LVCMOS33 } [get_ports { select_line[13] }]; #IO_L20P_T3_A08_D24_14_Sch=sw[13]
         30 set_property -dict { PACKAGE_PIN U11
                                             IOSTANDARD LVCMOS33 } [get_ports { select_line[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
        31 set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { select_line[15]}]; #IO_L21P_T3_DQS_14 Sch=sw[15]
87 | set_property -dict { PACKAGE_PIN N17 | IOSTANDARD LVCMOS33 } [get_ports { rst }]; #IO_L9P_T1_DQS_14 | Sch=btno
88 set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports { enable }]; #IO_L4N_T0_D05_14 Sch=btnu
89 | #set property -dict { PACKAGE PIN P17 IOSTANDARD LVCMOS33 } [get ports { load }]; #IO L12P T1 MRCC 14 Sch=btnl
90 set property -dict { PACKAGE_PIN M17 | IOSTANDARD LVCMOS33 } [get_ports { upd }]; #IO_L10N_T1_D15_14 Sch=btnr
92
```

### Test Bench

A testbench module was created for each of the new modules in this lab.

```
`timescale 1ns / 1ps
 2 module mux_tb(
                  );
                  reg in0_tb;
                  reg in1_tb;
                  reg sel_tb;
                  wire out_tb;
                  mux test
10
                 .in0(in0_tb),
.in1(in1_tb),
11
12
13
                  .sel(sel_tb),
14
                  .out(out_tb)
15
16 \ominus initial
17 🖯 begin
18 in0_tb=1'b0;
19 in1_tb=1'b0;
20 sel_tb=1'b0;
21 #5
22 | sel_tb=1'b1;
23 | #5
     in0_tb=1'b1;
24
25
    sel_tb=1'b0;
    sel_tb=1'b1;
29 in0_tb=1'b0;
30 in1_tb=1'b1;
31 sel_tb=1'b0;
32 #5
33 sel_tb=1'b1;
34 #5
35
     in0_tb=1'b1;
36
    sel_tb=1'b0;
    #5
38 | sel_tb=1'b1;
39 🖨 end
41 \bigcirc endmodule
```

mux\_tb.v



mux\_tb.v output waveform

```
O #5
                                      41
       timescale 1ns / 1ps
                                                       sel tb=2'b11;
       module shifter_tb(
         );
                                                       #5
                                      43
                   reg [3:0] in_tb;
                   reg [1:0] sel_tb;
wire [3:0] out_tb;
                                                 O in_tb=4'b1111;
                                      44 |
                                                 O |sel_tb=2'b00;
                                      45 !
                   shifter tb
                   .in(in_tb),
.sel(sel_tb),
                                                       #5
                                      46
                   .out(out_tb)
                                                 O sel_tb=2'b01;
                                      47 |
       initial
                                                       :#5
       begin
   begin
O in tb=4'b0111;
O sel_tb=2'b00;
O $5
O sel_tb=2'b01;
O $5
                                      48 :
                                      49
                                                       sel_tb=2'b10;
21
22
                                                       #5
                                      50 1
    O sel_tb=2'b10;
O #5
    O sel_tb=2'b11;
O #5
O in_tb=4'b1010;
24
25
26
                                      51
                                                       sel tb=2'b11;
                                                       #5
                                      52
    O sel_tb=2'b00;
O #5
                                                 O sel_tb=2'b00;
                                      53 1
    O sel_tb=2'b10;
                                      54 !
                                                       in tb=4'b0000;
      sel_tb=2'b11;
                                      55 🛆
                                                        end
    O in_tb=4'b0000;
36
    O sel_tb=2'b00;
                                      56 🖨
                                                        endmodule
   O #5
O sel_tb=2'b01;
O #5
                                      57
40 | O |sel_tb=2'b10;
```

shifter\_tb.v



shifter\_tb.v output waveform

#### **Corner Cases**

Some corner cases for this lab would be that when shifting a digit, the value could be a number which can not be displayed on the 7-segment display. In this case, the *ssg\_gen.v* file is set up to not display anything. Another simple corner case is when the digit being displayed is 0, then the shifter does not affect the output.

### **Technical Report**

After the simulation was performed. The results obtained from the report are as follows. The total power consumption is 0.111W. The design used less flip flops and look up tables than the Lab 6 design which was essentially the same code without the implementations of shifters and button inputs. However, the power usage increased from the Lab 6's power usage The lower use of look-up tables and flip flops most likely comes from the use of buttons instead of switches as the button signals were coded in the top.v file and were not used as inputs to instantiations as they were in the previous labs.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP
synth_1	constrs_1	synth_design Complete!								142	108	0.0	0	0
✓ impl_1	constrs_1	write_bitstream Complete!	7.299	0.000	0.252	0.000	0.000	0.111	0	139	108	0.0	0	0

Synthesis results for design

Once the simulation was complete and the bitstream created the file was transferred to the Nexys 7. The board was tested and the design worked according to the specification requirements provided in the abstract.



#### Conclusion

After programming the board we were able to insert a barrel shifter between the output of the 4 bit BCD and the input. By assigning 2 switches per seven segment digit to control the barrel shifter, designate a button for the play/pause of the counter & a secondary button for the up/down counter. In doing so we were able to meet the specifications required for the lab while exceeding some of the technical requirements.