

# LAB 7

## Group C

Edward Enriquez, eenriquez@cpp.edu, ID 013242619  
Lorenzo Antonio Fabian Lopez, lfabianlopez@cpp.edu, ID 014903070  
Rafael Gaeta, rgaeta@cpp.edu, ID 014522794

### **Contribution:**

Edward Enriquez

50% Code creation and analysis

Lorenzo Antonio Fabian Lopez

25% Analysis of results and conclusion

Rafael Gaeta

25% Report and graphics


### **Abstract**

This lab consists in implementing a digital circuit design that mimics the specifications provided. The device will have 4 input switches to the Random Access Memory (RAM) with 3 switches to select in which location the 4-bit input gets loaded, along with 2 switches that read/write the input. The output is run through a register, followed by the Finite State Machine (FSM) where sequence detection is enabled and then using the up/down counter it is displayed on the seven segment display depending on how many times the sequence was detected in the FSM.


Specifications,

- Define Circuit Schematic/Diagram
- Structural Modeling Method
- Total power = No Specifications Given
- Number of LUT = No Specifications Given

## Circuit Design Diagram



Verilog Generated Schematic



## Code Detail

The memory.v file modeled the memory of the system and had 8 address locations which were accessed using 3 bits. Each address was 4 bits. The load input was a button which either wrote data from the input to a specific address or read data into the output.

```
1 | `timescale 1ns / 1ps
2 | module memory#(parameter DATA_WIDTH=4, parameter ADDR_WIDTH=3)
3 | (
4 |     input [DATA_WIDTH-1:0] data_in,
5 |     input [ADDR_WIDTH-1:0] addr,
6 |     output reg [DATA_WIDTH-1:0] data_out,
7 |     input load,
8 |     input read_write
9 | );
10 |
11 |     localparam RAM_DEPTH=1<<ADDR_WIDTH;
12 |
13 |     reg [DATA_WIDTH-1:0] mem[0:RAM_DEPTH-1];
14 |
15 |     always@(posedge load)
16 |     begin
17 |         if(read_write)//write
18 |             mem[addr]=data_in;
19 |         else //read
20 |             data_out=mem[addr];
21 |     end
22 | endmodule
23 |
```

***memory.v***

The next module in our system was the register.v. This file modeled a 2D array which stored four 4 bit words. Once the array/register is full, the whole register can be read sequentially to be inputted in the FSM.

```

2 | `timescale 1ns / 1ps
3 | module register#(parameter DATA_WIDTH=4)
4 | (
5 |     input load,
6 |     input clk,
7 |     input run,
8 |     input [3:0] ip,
9 |     input clear,
10 |    input read_write,
11 |    output wire [15:0] op
12 | );
13 |
14 |    integer n;
15 |    reg [3:0] regi [0:3];
16 |    reg in;
17 |    reg [1:0] count;
18 |
19 |    genvar i;
20 |    generate
21 |    for(i=0;i<4;i=i+1)
22 |    begin
23 |        assign op[(i*4)+3:i*4]=regi[i];
24 |    end
25 |    endgenerate
26 |
27 |    initial
28 |    in=0;
29 |
30 |    always@(posedge load or posedge clk)
31 |    begin
32 |        if(clk)
33 |        begin
34 |            if(in==1)
35 |            begin
36 |                in=0;
37 |                if(!read_write)
38 |                begin
39 |                    for(n=1;n<4;n=n+1)
40 |                    regi[n-1]<=regi[n];
41 |                    regi[3]<=ip;
42 |                    in=0;
43 |                end
44 |            end
45 |
46 |        end
47 |        if(load)
48 |        begin
49 |            in=in+1;
50 |        end
51 |        end
52 |
53 |
54 |
55 |
56 |    endmodule
57 |

```

**register.v**

The FSM.v modeled the sequence detector which we used to detect the bit sequence 1101. The input of this module are the 16 bit input passed on from the register, the clock which timed how fast the input was traversed, and the run button which starts the operation.

```

1  `timescale 1ns / 1ps
2
3  `define zero 3'b000
4  `define one 3'b001
5  `define two_ones 3'b010
6  `define two_ones_zero 3'b011
7  `define found 3'b100
8
9  module FSM(
10     input [15:0] ip,
11     input run,
12     input clk,
13     output reg value,
14     output reg start,
15     output reg [4:0] i,
16     output reg test,
17     output reg current_bit,
18     output reg [3:0] state
19 );
20
21     reg [3:0] next_state;
22     reg current_bit;
23     reg [4:0] count;
24
25     initial
26     begin
27         start=0;
28         count=0;
29     end
30
31
32     always@(posedge clk or posedge run)
33     begin
34         if(run)
35         begin
36             start=1;
37             current_bit=ip[0];
38             i=0;
39             state=0;
40             end
41
42         else
43         begin
44             if(start)
45             begin
46                 test=1;
47                 i=i+1;
48                 current_bit=ip[i];
49                 state=next_state;
50                 if(i==17)
51                 begin
52                     i=0;
53                     start=0;
54                     if(state=='found')
55                     state='zero';
56                 end
57             end
58         end
59
60         always@(current_bit or state)
61         begin
62             case(state)
63             `zero:
64                 begin
65                     if(current_bit) next_state='one;
66                     else next_state='zero;
67                 end
68             `one:
69                 begin
70                     if(current_bit) next_state='two_ones;
71                     else next_state='zero;
72                 end
73             `two_ones:
74                 begin
75                     if(current_bit) next_state='two_ones;
76                     else next_state='two_ones_zero;
77                 end
78
79             `two_ones_zero:
80                 begin
81                     if(current_bit) next_state='found;
82                     else next_state='zero;
83                 end
84             `found:
85                 begin
86                     if(current_bit) next_state='one;
87                     else next_state='zero;
88                 end
89             endcase
90         end
91
92         always@(posedge run)
93         begin
94
95         end
96
97         always@(state)
98         begin
99             case(state)
100                 `zero:value=0;
101                 `one:value=0;
102                 `two_ones:value=0;
103                 `two_ones_zero:value=0;
104                 `found:value=1;
105             endcase
106         end
107     endmodule
108

```

**FSM.v**

The top.v file held all the instantiations including the files from the previous labs. For the input switches, there was the speed select of the clock SW, the address pointer, *data\_in*, read/write switch, and the up counter/down counter select. For the input buttons we have a load button which reads and writes to the register and a run button which inputs the register sequentially into the sequence detector finite state machine.

```

1  timescale 1ns / 1ps
2  module top#(parameter DATA_WIDTH=4, parameter ADDR_WIDTH=3)
3      (
4          input [DATA_WIDTH-1:0] data_in,
5          input [ADDR_WIDTH-1:0] addr,
6          input load,
7          input read_write,
8          input run,
9          input clear,
10         input clk,
11         input upd,
12         input [4:0] SW,
13         input rst,
14         output wire [6:0] a_to_g,
15         output wire [7:0] an,
16         output wire dp,
17         output wire [15:0] LED
18     );
19
20
21     wire [23:0] count_wire;
22     wire [DATA_WIDTH-1:0] data_out_wire;
23     wire [15:0] stream_wire;
24     wire [3:0] size_wire;
25     wire enable_wire;
26     wire [31:0] display;
27
28     assign display={4'b0,4'b0,count_wire};
29     assign LED=stream_wire[15:0];
30
31
32     wire clk_div;
33     clk_divider GEN (
34         .clk(clk),
35         .rst(rst),
36         .SW(SW),
37         .clk_div(clk_div)
38     );
39
40     memory topmem (
41         .data_in(data_in),
42         .addr(addr),
43         .load(load),
44         .read_write(read_write),
45         .data_out(data_out_wire)
46     );
47
48     register topreg(
49         .load(load),
50         .clk(clk_div),
51         .run(run),
52         .read_write(read_write),
53         .ip(data_out_wire),
54         .clear(clear),
55         .op(stream_wire)
56     );
57
58     FSM topfsm(
59         .ip(stream_wire),
60         .run(run),
61         .clk(clk_div),
62         .value(enable_wire)
63     );
64
65     bcd_32 BCD (
66         .clk(clk_div),
67         .rst(rst),
68         .en(enable_wire),
69         .upd(upd),
70         .count(count_wire),
71         .load(1'b0),
72         .value(4'b0000),
73         .select(3'b000)
74     );
75
76     ssd_gen SSD (
77         .SW(display),
78         .clk(clk),
79         .rst(rst),
80         .a_to_g(a_to_g),
81         .an(an),
82         .dp(dp)
83     );
84
85
86 endmodule

```

**top.v**

## Test Bench

A testbench module was created for each of the new modules in this lab. Each module was sequential so it was important for the previous module to work so that the ones following it could also work properly.

```
1  `timescale 1ns / 1ps
2  module memory_tb#(parameter DATA_WIDTH_TB=4, parameter ADDR_WIDTH_TB=3)
3  (
4      );
5      reg [DATA_WIDTH_TB-1:0] data_in_tb;
6      reg [ADDR_WIDTH_TB-1:0] addr_tb;
7      wire [DATA_WIDTH_TB-1:0] data_out_tb;
8      reg load_tb;
9      reg read_write_tb;
10     memory testbench
11     (
12         .data_in(data_in_tb),
13         .addr(addr_tb),
14         .data_out(data_out_tb),
15         .load(load_tb),
16         .read_write(read_write_tb)
17     );
18     initial
19     begin
20         data_in_tb=4'b1011;
21         load_tb=1'b0;
22         read_write_tb=1'b1;
23         addr_tb=3'b000;
24         #5
25         load_tb=1'b1;
26
27         #1 load_tb=1'b0;
28         #1
29         addr_tb=3'b010;
30         data_in_tb=4'b1111;
31         #5
32         load_tb=1'b1;
33         #1 load_tb=1'b0;
34         #1
35         addr_tb=3'b000;
36         read_write_tb=1'b0;
37         #5
38         load_tb=1'b1;
39         #1 load_tb=1'b0;
40         #1
41         addr_tb=3'b010;
42         #5
43         load_tb=1'b1;
44         #1 load_tb=1'b0;
45         #1;
46     end
47 endmodule
```

***memory\_tb.v***



```

1  `timescale 1ns / 1ps
2  module FSM_tb(
3
4      );
5      reg [15:0] ip_tb;
6      reg run_tb;
7      reg clk_tb;
8      wire value_tb;
9
10     FSM test
11     (
12         .ip(ip_tb),
13         .run(run_tb),
14         .clk(clk_tb),
15         .value(value_tb)
16     );
17
18     initial
19     begin
20         clk_tb<=1'b1;
21         forever #5 clk_tb<=~clk_tb;
22     end
23
24     initial
25     begin
26         ip_tb=32'b1011101101010101;
27         run_tb=1'b0;
28         #5
29         run_tb=1'b1;
30         #1
31         run_tb=1'b0;
32         #375
33         run_tb=1'b1;
34         #1
35         run_tb=1'b0;
36     end
37
38 endmodule
39

```

***FSM\_tb.v***

```

1 : `timescale 1ns / 1ps
2 :
3 : module top_tb#(parameter DATA_WIDTH_TB=4, parameter ADDR_WIDTH_TB=3)
4 : (
5 :
6 :     );
7 :     reg [DATA_WIDTH_TB-1:0] data_in_tb;
8 :     reg [ADDR_WIDTH_TB-1:0] addr_tb;
9 :     reg load_tb;
10 :    reg read_write_tb;
11 :    reg run_tb;
12 :    reg clear_tb;
13 :    reg clk_tb;
14 :    reg upd_tb;
15 :    reg rst_tb;
16 :    wire [6:0] a_to_g_tb;
17 :    wire [7:0] an_tb;
18 :    wire dp_tb;
19 :
20 :
21 :    top toptest
22 :    (
23 :        .data_in(data_in_tb),
24 :        .addr(addr_tb),
25 :        .load(load_tb),
26 :        .read_write(read_write_tb),
27 :        .run(run_tb),
28 :        .clear(clear_tb),
29 :        .clk(clk_tb),
30 :        .upd(upd_tb),
31 :        .rst(rst_tb),
32 :        .a_to_g(a_to_g_tb),
33 :        .an(an_tb),
34 :        .dp(dp_tb)
35 :    );
36 :
37 :    initial
38 :    begin
39 :        clk_tb<=1'b1;
40 :        forever #5 clk_tb<=~clk_tb;
41 :    end
42 :
43 :    initial
44 :    begin
45 :        data_in_tb=4'b1011;
46 :        addr_tb=3'b000;
47 :        load_tb=1'b0;
48 :        read_write_tb=1'b1;
49 :        run_tb=1'b0;
50 :        clear_tb=1'b0;
51 :        upd_tb=1'b0;
52 :        rst_tb=1'b0;
53 :        #10
54 :        load_tb=1'b1;
55 :        #1
56 :        load_tb=1'b0;
57 :        #5
58 :        read_write_tb=1'b0;
59 :        #5
60 :        load_tb=1'b1;
61 :        #10
62 :        load_tb=1'b0;
63 :        #8
64 :        load_tb=1'b1;
65 :        #10
66 :        load_tb=1'b0;
67 :        #8
68 :        load_tb=1'b1;
69 :        #10
70 :        load_tb=1'b0;
71 :
72 :        load_tb=1'b0;
73 :        #8
74 :        load_tb=1'b1;
75 :        #10
76 :        load_tb=1'b0;
77 :        #8
78 :        load_tb=1'b1;
79 :        #10
80 :        load_tb=1'b0;
81 :        #8
82 :        load_tb=1'b1;
83 :        #10
84 :        load_tb=1'b0;
85 :        #8
86 :        load_tb=1'b1;
87 :        #10
88 :        load_tb=1'b0;
89 :        #8
90 :        load_tb=1'b1;
91 :        #10
92 :        load_tb=1'b0;
93 :        #8
94 :        load_tb=1'b1;
95 :        #10
96 :        load_tb=1'b0;
97 :        #8
98 :        load_tb=1'b1;
99 :        #10
100 :        load_tb=1'b0;
101 :        #8
102 :        load_tb=1'b1;
103 :        #10
104 :        load_tb=1'b0;
105 :        end
106 :    endmodule

```

**top\_tb.v**

```

1 : `timescale 1ns / 1ps
2 : module register_tb(
3 :
4 : );
5 :     reg load_tb;
6 :     reg run_tb;
7 :     reg clear_tb;
8 :     reg [3:0] ip_tb;
9 :     wire [31:0] op_tb;
10 :    wire [2:0] count_tb;
11 :
12 :    register test
13 :    (
14 :        .load(load_tb),
15 :        .run(run_tb),
16 :        .clear(clear_tb),
17 :        .ip(ip_tb),
18 :        .op(op_tb),
19 :        .count(count_tb)
20 :    );
21 :
22 :    initial
23 :    begin
24 :        clear_tb=1'b0;
25 :        #1
26 :        clear_tb=1'b1;
27 :        #1
28 :        clear_tb=1'b0;
29 :        load_tb=1'b0;
30 :        ip_tb=4'b0101;
31 :        load_tb=1'b0;
32 :        #5
33 :        load_tb=1'b1;
34 :        #1
35 :        load_tb=1'b0;
36 :        #5
37 :        load_tb=1'b1;
38 :        #1
39 :        load_tb=1'b0;
40 :        #1
41 :        ip_tb=4'b0111;
42 :
43 :        #1
44 :        ip_tb=4'b0111;
45 :        #4
46 :        load_tb=1'b1;
47 :        #1
48 :        load_tb=1'b0;
49 :        #5
50 :        load_tb=1'b1;
51 :        #1
52 :        load_tb=1'b0;
53 :        #5
54 :        load_tb=1'b1;
55 :        #1
56 :        load_tb=1'b0;
57 :        #5
58 :        load_tb=1'b1;
59 :        #1
60 :        load_tb=1'b0;
61 :        #5
62 :        load_tb=1'b1;
63 :        #1
64 :        clear_tb=1'b1;
65 :        #1
66 :        clear_tb=1'b0;
67 :        load_tb=1'b0;
68 :        #5
69 :        load_tb=1'b1;
70 :        #1
71 :        load_tb=1'b0;
72 :        #5
73 :        load_tb=1'b1;
74 :        #1
75 :        load_tb=1'b0;
76 :        #5;
77 :    end
78 : endmodule
79 :
80 :

```

**register\_tb.v**

## Corner Cases

This design has some very important corner cases. The finite state machine (FMS) has to save the state for the next loaded value coming from the register. If this does not happen, it will cause the system to behave unexpectedly.


## Technical Report

After the simulation was performed. The results obtained from the report are as follows. The total power consumption is 0.111W. The power obtained this time compared to previous labs is lower than expected. This is likely due to timing and the critical path which suggests that the design was optimized effectively as the simulation was instantiated. Although the results show very low power compared to previous labs, the number of lookup tables was significantly bigger. A total of 118 LUTs were used which also suggests that the design can be further implemented to improve performance and decrease power usage even lower.

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
✓ synth_1	constrs_1	synth_design Complete!								121	121	0.0	0	0	11/8/21, 9:01 PM	00:02:43	Vivado Synthesis Default
✓ impl_1	constrs_1	write_bitstream Complete!	7.299	0.000	0.252	0.000	0.000	0.111	0	118	133	0.0	0	0	11/8/21, 9:04 PM	00:05:14	Vivado Implementation

### *Synthesis results for design*

Once the simulation was complete and the bitstream created the file was transferred to the Nexys 7. The board was tested and the design worked according to the specification requirements provided in the abstract.



*Programmed Nexys 7*

## **Conclusion**

After programming the board we were able to load the RAM with 4 bit inputs using the 3-bit selector to determine which slot in the memory. Using the read button it was able to output the numbers selected from the memory and loaded into the register where then the FSM successfully detected the sequence specified (w/out overlap) and displayed the count on the seven segment display.