LAB 7

Group C

Edward Enriquez, eenriquez@cpp.edu, ID 013242619 Lorenzo Antonio Fabian Lopez, Ifabianlopez@cpp.edu, ID 014903070 Rafael Gaeta, rgaeta@cpp.edu, ID 014522794

Contribution:

Edward Enriquez 50% Code creation and analysis

Lorenzo Antonio Fabian Lopez 25% Analysis of results and conclusion

Rafael Gaeta 25% Report and graphics

Abstract


This lab consists in implementing a digital circuit design that mimics the specifications provided. The device will have 4 input switches to the Random Access Memory (RAM) with 3 switches to select in which location the 4-bit input gets loaded, along with 2 switches that read/write the input. The output is run through a register, followed by the Finite State Machine (FSM) where sequence detection is enabled and then using the up/down counter it is displayed on the seven segment display depending on how many times the sequence was detected in the FSM.

Specifications,

- Define Circuit Schematic/Diagram
- Structural Modeling Method
- Total power = No Specifications Given
- Number of LUT = No Specifications Given


Circuit Design

<u>Diagram</u>



7 segment displays

Verilog Generated Schematic



Code Detail

The memory.v file modeled the memory of the system and had 8 address locations which were accessed using 3 bits. Each address was 4 bits. The load input was a button which either wrote data from the input to a specific address or read data into the output.

```
1 timescale 1ns / 1ps
 2 - module memory# (parameter DATA WIDTH=4, parameter ADDR WIDTH=3)
 3 (
         input [DATA_WIDTH-1:0] data_in,
 4 1
 5 !
        input [ADDR WIDTH-1:0] addr,
         output reg [DATA WIDTH-1:0] data out,
 6
 7
        input load,
 8
        input read write
 9
         );
10
         localparam RAM DEPTH=1<<ADDR WIDTH;
11
12
13
        reg [DATA_WIDTH-1:0] mem[0:RAM_DEPTH-1];
14 !
15 🖨
        always@(posedge load)
16 🖯
        begin
        if (read write) //write
17 ⊖
        mem[addr]=data in;
18
19 i
        else //read
        data out=mem[addr];
20 🖯
21 🖨
        end
22 🖨 endmodule
23 :
```

memory.v

The next module in our system was the register.v. This file modeled a 2D array which stored four 4 bit words. Once the array/register is full, the whole register can be read sequentially to be inputted in the FSM.

```
`timescale 1ns / 1ps
        module register#(parameter DATA_WIDTH=4)
           input load,
           input clk,
           input run,
           input [3:0] ip,
           input clear,
           input read_write,
   10
           output wire [15:0] op
   12
   13
   14
           integer n;
           reg [3:0] regi [0:3];
           reg in;
           reg [1:0] count;
   18
   19
           genvar i;
   20
   21 🖯
           for(i=0;i<4;i=i+1)
   22
           begin
           assign op[(i*4)+3:i*4]=regi[i];
   23
   24 🖨
           end
           endgenerate
   25
   26
   27 🖨
           initial
   28 🖨
           in=0:
   29
30 ⊖
        always@(posedge load or posedge clk)
31 ⊖
        if(clk)
32 🖨
33 ⊝
        begin
34 🖯
       if(in==1)
35 🖨
               begin
36 !
               in=0;
37 ⊖
                     if(!read_write)
38 🖨
                    begin
39 👨
                       for(n=1;n<4;n=n+1)
40 🖨
                       regi[n-1] <= regi[n];
41
                       regi[3]<=ip;
                       in=0;
43 🖨
                   end
44 🖨
               end
45
46 🖨
47 😓
        if(load)
48 😓
        begin
49
        in=in+1;
50 🖨
        end
51 🖨
52
53
54
55
56 endmodule
```

register.v

The FSM.v modeled the sequence detector which we used to detect the bit sequence 1101. The input of this module are the 16 bit input passed on from the register, the clock which timed how fast the input was traversed, and the run button which starts the operation.

```
`timescale 1ns / 1ps
     'define zero 3'b000
                                                                      else
                                                                      begin
      define one 3'b001
     'define two_ones 3'b010
'define two ones zero 3'b011
                                                                      if(start)
                                                                      begin
     `define found 3'b100
                                                             45
46
                                                                      test=1;
                                                                      i=i+1;
      input [15:0] ip,
                                                             48
                                                                      state=next_state;
                                                             49 S
                                                                      if(i==17)
         input run,
     input clk,
                                                                      begin
                                                             51
        output reg value,
                                                                      i=0;
14
        output reg start,
                                                                      start=0;
                                                                      if (state== `found)
15
        output reg [4:0] i,
                                                             54 P
16
        output reg test,
17
18
        output reg current_bit,
                                                                      end
        output reg [3:0] state
                                                             58 🖒
20
                                                                      end
21
         reg [3:0] next_state;
reg [3:0] next_st
reg current_bit;
reg [4:0] count;
                                                             60
                                                                      always@(current_bit or state)
24
                                                             62 🖨
                                                                      begin
                                                             63 ⊖
         initial
                                                                      case (state)
         begin
         start=0;
27
                                                             65 ⊜
                                                                         begin
28
                                                                          if(current_bit) next_state='one;
         count=0;
29 🖨
         end
                                                                          else next_state=`zero;
                                                                          end
32 🗏
         always@(posedge clk or posedge run)
                                                                        begin
                                                                          if(current_bit) next_state=`two_ones;
         begin
34 ∳
35 뒞
             if(run)
                                                                          else next_state=`zero;
                                                                          end
             begin
36
37
             start=1;
                                                                     `two ones:
                                                                        __mes:
begin
             current_bit=ip[0];
                                                                          if(current_bit) next_state=`two_ones;
             state=0:
39
                                                                          else next_state=`two_ones_zero;
                                 `two_ones_zero:
                                  begin
if(current_bit) next_state=`found;
                        81 🖯
                        82 🖨
                                    else next_state=`zero;
                        83 🖨
                                    end
                        85 🖯
86 🖨
                                    begin
                                     if(current_bit) next_state=`one;
                                     else next_state='zero;
                        88 🖨
                                     end
                        89 🖨
                                 endcase
                        90 🖨
                                 end
                        91 ¦
92 ⊜
                                 always@(posedge run)
                        93 🖨
                                 begin
                        95 🖨
                        96
                                 always@(state)
                        98 🖯
                                   case (state)
                        99 🖨
                                      `zero:value=0;
                       101
                       102
                                      `two_ones:value=0;
                                      `two ones zero:value=0;
                       103
                                      `found:value=1;
                       105 🖨
                                     endcase
                                end
                       107 🖨 endmodule
                       108
```

FSM.v

The top.v file held all the instantiations including the files from the previous labs. For the input switches, there was the speed select of the clock *SW*, the address pointer, *data_in*, read/write switch, and the up counter/down counter select. For the input buttons we have a load button which reads and writes to the register and a run button which inputs the register sequentially into the sequence detector finite state machine.

```
`timescale 1ns / 1ps
                                                                                                  .data_in(data_in),
 2 module top#(parameter DATA_WIDTH=4, parameter ADDR_WIDTH=3)
                                                                                                  .addr(addr),
                                                                                                  .load(load),
                 input [DATA_WIDTH-1:0] data_in,
                                                                                                  .read_write(read_write),
                input [ADDR_WIDTH-1:0] addr,
                                                                      45
                                                                                                  .data_out(data_out_wire)
                 input load,
                                                                      46
                input read_write,
                                                                      47
                input run,
                                                                      48
                                                                                         register topreg(
                                                                                                       .load(load),
                input clear,
                                                                      49
                                                                                                      .clk(clk div),
10
                input clk,
                                                                      50
                                                                      51
                input upd,
                                                                                                       .run(run),
                                                                      52
                                                                                                      .read write (read write),
12
                input [4:0] SW,
                                                                                                       .ip(data_out_wire),
13
                input rst,
                                                                                                       .clear(clear),
14
                output wire [6:0] a_to_g,
                                                                                                       .op(stream_wire)
15
                output wire [7:0] an,
16
                output wire dp,
17
                output wire [15:0] LED
                                                                      58
                                                                                        FSM topfsm(
18
19
                                                                      59
                                                                                               .ip(stream_wire),
                                                                      60
                                                                                               .run(run),
20
                                                                                               .clk(clk div),
                wire [23:0] count_wire;
                                                                      61
                                                                      62
                                                                                               .value(enable wire)
                wire [DATA_WIDTH-1:0] data_out_wire;
                                                                      63
                                                                                              );
23
                wire [15:0] stream_wire;
24
                wire [3:0] size_wire;
                                                                                     bcd_32 BCD
25
                wire enable_wire;
                                                                                                     .clk(clk_div),
26
                wire [31:0] display;
                                                                                                     .rst(rst),
27
                                                                                                     .en(enable_wire),
28
                assign display={4'b0,4'b0,count_wire};
                                                                                                     .upd(upd),
29
                assign LED=stream_wire[15:0];
                                                                                                     .count(count_wire),
30
                                                                                                     .load(1'b0).
31
                                                                                                     .value(4'b0000),
32
             wire clk div;
                                                                                                     .select(3'b000)
33
             clk divider GEN
                                                                                                    );
34
                                  .clk(clk),
35
                                  .rst(rst),
                                                                                    ssd_gen SSD (
36
                                   .SW(SW),
                                                                                                      .SW(display),
37
                                  .clk_div(clk_div)
                                                                                                      .clk(clk),
38
                                                                                                      .rst(rst),
                                                                                                      .a_to_g(a_to_g),
40
                memory topmem (
81
                                            .an(an),
82
                                            .dp(dp)
83
                                          );
84
85
86 @ endmodule
```

Test Bench

A testbench module was created for each of the new modules in this lab. Each module was sequential so it was important for the previous module to work so that the ones following it could also work properly.

```
1 'timescale 1ns / 1ps
2 
module memory_tb#(parameter DATA_WIDTH_TB=4, parameter ADDR_WIDTH_TB=3)
    );
      reg [DATA_WIDTH_TB-1:0] data_in_tb;
       reg [ADDR_WIDTH_TB-1:0] addr_tb;
       wire [DATA_WIDTH_TB-1:0] data_out_tb;
      reg load_tb;
      reg read_write_tb;
9
10
       memory testbench
11
        .data_in(data_in_tb),
.addr(addr_tb),
.data_out(data_out_tb),
12
13
14 !
         .load(load_tb),
15
16
          .read_write(read_write_tb)
17
      );
18 🖨
     initial
      begin
data_in_tb=4'b1011;
19 🖨
20 !
21
      load_tb=1'b0;
22
      read_write_tb=1'b1;
23
       addr_tb=3'b000;
24
25
      load_tb=1'b1;
       26
               #1 load_tb=1'b0;
        27
                 #1
               addr tb=3'b010;
               data_in_tb=4'b1111;
        30
                #5
        31
                load_tb=1'b1;
        32 |
                #1 load_tb=1'b0;
        33
        34
                 addr_tb=3'b000;
        35
                 read write tb=1'b0;
        36
        37
                load tb=1'b1;
        38
                #1 load_tb=1'b0;
        39
                #1
        40
               addr_tb=3'b010;
        41
                #5
        42
                load tb=1'b1;
        43
                #1 load_tb=1'b0;
        44
                 #1;
        45 🖨
                 end
        46 endmodule
        47
```

memory_tb.v

```
1 | `timescale 1ns / 1ps 2 | module FSM_tb(
5 ¦
        reg [15:0] ip_tb;
        reg run_tb;
reg clk_tb;
wire value_tb;
6
7
8
9
10
         FSM test
11
        .ip(ip_tb),
.run(run_tb),
12
13
        .clk(clk_tb),
.value(value_tb)
14
15
16
17
18 🖯
        initial
19 🖨
           begin
20
              clk_tb<=1'b1;
                forever #5 clk_tb<=~clk_tb;
22 🖒
24 🖯
         initial
26 ip_tb=32'b1011101101010101;
27 run_tb=1'b0;
28
29
         run_tb=1'b1;
30
        run_tb=1'b0;
#375
31
32
33 ¦
         run_tb=1'b1;
34
         #1
        run_tb=1'b0;
36 🖨
         end
37
38 endmodule
39
```

FSM_tb.v

```
40
                                                                                                                                                                                                                                                                                                                                                     forever #5 clk_tb<=~clk_tb;
                                                                                                                                                                                                                                                                              41 🖨
                                                                                                                                                                                                                                                                                                                                     end
        1 | 'timescale 1ns / 1ps
                                                                                                                                                                                                                                                                              42
      3 o module top_tb#(parameter DATA_WIDTH_TB=4, parameter ADDR_WIDTH_TB=3)
4 (
5 );
                                                                                                                                                                                                                                                                              43 👨
                                                                                                                                                                                                                                                                                                                    initial
                                                                                                                                                                                                                                                                              44 🖨
                                                                                                                                                                                                                                                                                                                   begin
                                                                                                                                                                                                                                                                                                                   data_in_tb=4'b1011;
                                                                                                                                                                                                                                                                              45
                            );
reg [DATA_WIDTH_TB-1:0] data_in_tb;
reg [ADDR_WIDTH_TB-1:0] addr_tb;
reg load_tb;
reg read_write_tb;
reg run_tb;
reg clear_tb;
reg clear_tb;
reg upd_tb;
reg rst_tb;
wire [6:0] a_to_g_tb;
wire [7:0] an_tb;
wire dp_tb;
                                                                                                                                                                                                                                                                              46
                                                                                                                                                                                                                                                                                                                   addr_tb=3'b000;
                                                                                                                                                                                                                                                                                                                   load_tb=1'b0;
                                                                                                                                                                                                                                                                              47
48
                                                                                                                                                                                                                                                                                                                    read_write_tb=1'b1;
                                                                                                                                                                                                                                                                              49
                                                                                                                                                                                                                                                                                                                    run_tb=1'b0;
                                                                                                                                                                                                                                                                              50
                                                                                                                                                                                                                                                                                                                    clear_tb=1'b0;
                                                                                                                                                                                                                                                                              51
                                                                                                                                                                                                                                                                                                                   upd_tb=1'b0;
                                                                                                                                                                                                                                                                              52
                                                                                                                                                                                                                                                                                                                    rst_tb=1'b0;
                                                                                                                                                                                                                                                                               53
                                                                                                                                                                                                                                                                                                                    #10
                                                                                                                                                                                                                                                                              54
                                                                                                                                                                                                                                                                                                                    load_tb=1'b1;
                                                                                                                                                                                                                                                                              55
                                                                                                                                                                                                                                                                                                                    #1
                                                                                                                                                                                                                                                                                                                   load_tb=1'b0;
                                                                                                                                                                                                                                                                              56
                              top toptest
                                                                                                                                                                                                                                                                              57
                              (
.data_in(data_in_tb),
.addr(addr_tb),
.load(load_tb),
.read_write(read_write_tb),
                                                                                                                                                                                                                                                                                                                   #5
                                                                                                                                                                                                                                                                              58
                                                                                                                                                                                                                                                                                                                    read_write_tb=1'b0;
                                                                                                                                                                                                                                                                              59
                                                                                                                                                                                                                                                                                                                    #5
                                                                                                                                                                                                                                                                                                                   load_tb=1'b1;
                                                                                                                                                                                                                                                                              60
                              .run(run_tb),
.clear(clear_tb),
.clk(clk_tb),
.upd(upd_tb),
.rst(rst_tb),
.a_to_g(a_to_g_tb),
.an(an_tb),
.dp(dp_tb));
                               .run(run tb),
                                                                                                                                                                                                                                                                              61
                                                                                                                                                                                                                                                                                                                    #10
                                                                                                                                                                                                                                                                              62
                                                                                                                                                                                                                                                                                                                    load_tb=1'b0;
                                                                                                                                                                                                                                                                              63
                                                                                                                                                                                                                                                                                                                    #8
                                                                                                                                                                                                                                                                               64
                                                                                                                                                                                                                                                                                                                    load_tb=1'b1;
                                                                                                                                                                                                                                                                               65
                                                                                                                                                                                                                                                                                                                    #10
                                                                                                                                                                                                                                                                              66
                                                                                                                                                                                                                                                                                                                    load_tb=1'b0;
                                                                                                                                                                                                                                                                              67
                                                                                                                                                                                                                                                                                                                    #8
                              initial
                                                                                                                                                                                                                                                                                                                   load_tb=1'b1;
                                                                                                                                                                                                                                                                              68
                                       begin
    clk_tb<=1'b1;
    forever #5 clk_tb<=~clk_tb;
end</pre>
                                                                                                                                                                                                                                                                              69
                                                                                                                                                                                                                                                                                                                   #10
                                                                                                                                                                                                                                                                              70
                                                                                                                                                                                                                                                                                                                   load_tb=1'b0;
                                                                                                                                                                                         70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 99 | 99 | 99 | 99 | 99 | 99 | 90 | 101 | 102 | 103 | 102 | 103 | 102 | 103 | 102 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 103 | 10
                                                                                                                                                                                                                       load_tb=1'b0;
                                                                                                                                                                                                                       #8 load_tb=1'b1;
                                                                                                                                                                                                                        ‡10
                                                                                                                                                                                                                        load_tb=1'b0;
#8
                                                                                                                                                                                                                        load_tb=1'b1;
                                                                                                                                                                                                                        load_tb=1'b1;
                                                                                                                                                                                                                        load_tb=1'b0;
#8
                                                                                                                                                                                                                        load_tb=1'b1;
                                                                                                                                                                                                                        load_tb=1'b1;
                                                                                                                                                                                                                        load_tb=1'b0;
#8
                                                                                                                                                                                                                        load tb=1'b1;
                                                                                                                                                                                                                       #10
                                                                                                                                                                                                                       load_tb=1'b1;
                                                                                                                                                                                                                       #10
load_tb=1'b0;
#8
                                                                                                                                                                                                                       load_tb=1'b1;
                                                                                                                                                                                                                       #10
load_tb=1'b0;
```

top_tb.v

```
ip_tb=4'b0111;
                                             41
                                             42
                                                       #4
                                                       load_tb=1'b1;
 1 | `timescale 1ns / 1ps
                                             44
                                                       #1
2 module register_tb(
                                             45
                                                       load_tb=1'b0;
                                             46
        );
                                             47
                                                       load_tb=1'b1;
        reg load tb;
        reg run_tb;
reg clear_tb;
                                             48
                                                       #1
                                                       load_tb=1'b0;
                                             49
        reg [3:0] ip_tb;
                                                       #5
                                             50
        wire [31:0] op_tb;
wire [2:0] count_tb;
                                             51
                                                       load_tb=1'b1;
10
                                             52
                                                       #1
11
                                             53
                                                       load_tb=1'b0;
12
        register test
                                             54
13
                                             55
                                                       load_tb=1'b1;
14
            .load(load_tb),
15
                                             56
                                                       #1
            .run(run_tb),
                                                       load_tb=1'b0;
                                             57
16
            .clear(clear_tb),
17
                                                       #5
            .ip(ip_tb),
                                             58
18
            .op(op_tb),
                                             59
                                                       load_tb=1'b1;
19
            .count(count_tb)
                                             60
                                                       #1
20
                                             61
                                                       load_tb=1'b0;
21
        initial
22 🖨
                                             63
                                                       load_tb=1'b1;
23 🖯
        begin
                                             64
                                                       #1
        clear_tb=1'b0;
24
                                             65
                                                       clear_tb=1'b1;
25
        #1
                                             66
                                                       #1
26
        clear_tb=1'b1;
27
        #1
                                             67
                                                       clear_tb=1'b0;
28
        clear_tb=1'b0;
                                             68
                                                       load_tb=1'b0;
29
        load_tb=1'b0;
                                             69
                                                       #5
        ip_tb=4'b0101;
30
                                             70
                                                       load_tb=1'b1;
31
        load_tb=1'b0;
                                             71
                                                       #1
32
        #5
                                             72
                                                       load_tb=1'b0;
33
        load_tb=1'b1;
                                             73
34
                                                       load_tb=1'b1;
                                             74
35
        load_tb=1'b0;
                                             75
36
                                                       #1
37
        load_tb=1'b1;
                                             76
                                                       load_tb=1'b0;
38
                                             77
                                                       #5;
39
        load_tb=1'b0;
                                             78 🖒
40
                                             79 🖒 endmodule
41
        ip_tb=4'b0111;
                                             80
```


register_tb.v

Corner Cases

This design has some very important corner cases. The finite state machine (FMS) has to save the state for the next loaded value coming from the register. If this does not happen, it will cause the system to behave unexpectedly.


Technical Report

After the simulation was performed. The results obtained from the report are as follows. The total power consumption is 0.111W. The power obtained this time compared to previous labs is lower than expected. This is likely due to timing and the critical path which suggests that the design was optimized effectively as the simulation was instantiated. Although the results show very low power compared to previous labs, the number of lookup tables was significantly bigger. A total of 118 LUTs were used which also suggests that the design can be further implemented to improve performance and decrease power usage even lower.



Synthesis results for design

Once the simulation was complete and the bitstream created the file was transferred to the Nexys 7. The board was tested and the design worked according to the specification requirements provided in the abstract.



Programmed Nexys 7

Conclusion

After programming the board we were able to load the RAM with 4 bit inputs using the 3-bit selector to determine which slot in the memory. Using the read button it was able to output the numbers selected from the memory and loaded into the register where then the FSM successfully detected the sequence specified (w/out overlap) and displayed the count on the seven segment display.