

# LAB 6

## Group C

Edward Enriquez, eenriquez@cpp.edu, ID 013242619  
Lorenzo Antonio Fabian Lopez, lfabianlopez@cpp.edu, ID 014903070  
Rafael Gaeta, rgaeta@cpp.edu, ID 014522794

### **Contribution:**

Edward Enriquez

50% Code creation and analysis

Lorenzo Antonio Fabian Lopez

25% Analysis of results and conclusion

Rafael Gaeta

25% Report and graphics

### **Abstract**



The objective of this lab is to construct a BCD up-counter & down-counter that counts from 0-99999999 & 99999999-0 respectively. The velocity of the counter will depend on the clock divider and will be controlled by the first five switches on the board. The numbers will be displayed on the seven segment display. Additionally a load button will be implemented to inject a number into any of the seven segment displays. When the load button is active, the counter will stop. Once the load button is disabled, the counter will resume counting.

Specifications,


- Define Circuit Schematic/Design
- Total power  $\leq 0.114$  W
- Number of LUT's  $\leq 84$
- Number of FF  $\leq 101$

## Circuit Description


### Diagram




## Verilog Generated Schematics with Instantiation




**Clock Divider Generated Schematic**




**Counter Generated Schematic**



## Seven Segment Display Generated Schematic



## Full Circuit Schematic



## Full Circuit Schematic Expanded

## Code Detail

The module which contained the major change in the code from last week's lab is the `bcd_counter` module. Four additional inputs were added to the module which were, `load`, `value`, `key`, and `select`. The `key` input is a unique number which is assigned to each seven segment display (SSD). The `select` input is a 3 switch input which chooses the SSD which we are loading the value into. The `value` input is a 4 switch input and dictates which number is to be loaded to the chosen SSD.

The first function of the `load` input is to assign the wire named `opwire` the contents of the `value` input. The second function of the `load` input is to assign `opwire` to the output of the module. However, this second function only happens when the `select` input matches the key of the specific module instantiation. All together the `load` button will output the given `value` input only if the `select` matches the given SSD `key`. Otherwise the counter will work as it did in the previous lab.

```
1  `timescale 1ns / 1ps
2  module bcd_counter(
3      input clk,
4      input rst,
5      input en_in,
6      input upd,
7      input load,
8      input [3:0] value,
9      input [2:0] key,
10     input [2:0] select,
11     output reg [3:0] op,
12     output wire en_out
13 );
14
15     reg [3:0] opwire;
16     reg [3:0] reset;
17
18     always@(posedge load)
19     begin
20         opwire<=value;
21     end
22
23     always@(posedge rst)
24     begin
25         reset <= upd*(4'd9);
26     end
27
28     always@(posedge rst, posedge load, posedge clk)
29     begin
30         if(rst)
31             op<=reset;
32         else if(load && (key==select))
33             op<=opwire;
34         else
35             begin
36                 if (en_in==1'b1)
37                     begin
38                         if (upd==1'b1)
39                             begin
40                                 if (op > 0)
41                                     op <= op - 1;
42
43                         else
44                             op <= 4'd9;
45                         end
46                     else if (upd==1'b0)
47                         begin
48                             if(op < 9 )
49                             op <= op+ 1;
50                         else
51                             op <= 4'd0;
52                         end
53                     end
54                 end
55
56     assign en_out = (op[3] & op[0] & (~op[2]) & (~op[1]) & (~upd) & (en_in)) | ( (~op[3]) & (~op[0]) & (~op[2]) & (~op[1]) & (upd) & (en_in));
57 endmodule
58
```

**bcd\_counter.v**

The *bcd\_32.v* module was modified to pass down the *load*, *value*, and *select* inputs from the *top* module to the 8 individual *bcd\_counter* modules. It also assigned each instantiation of the *bcd\_counter* module with a unique *key* value based on the variable *i*. This will allow the user to reference a specific SSD using the 3 switch *select* input. All other values of the module stayed the same.

```
1  `timescale 1ns / 1ps
2  module bcd_32(
3      input clk,
4      input rst,
5      input en,
6      input upd,
7      input load,
8      input [3:0] value,
9      input [2:0] select,
10     output wire [31:0] count
11 );
12     wire [7:0] tmp;
13
14     assign tmp[0] = en;
15
16     genvar i;
17
18
19     generate
20
21         for (i = 0; i<8 ; i = i+1)
22             begin
23                 bcd_counter UNIT (
24                     .clk(clk),
25                     .rst(rst),
26                     .en_in(tmp[i]),
27                     .upd(upd),
28                     .load(load),
29                     .value(value),
30                     .select(select),
31                     .key(i),
32                     .op(count [4*(i+1)-1 : 4*i]),
33                     .en_out(tmp[i+1])
34                 );
35             end
36         endgenerate
37     endmodule
38
```

**bcd\_32.v**

The clock divider and SSD remained unchanged from the previous lab. The load function focused on assigning new values to the SSDs and did not change how or at what rate they were to be displayed at.

```

1 : `timescale 1ns / 1ps
2 : module clk_divider
3 : (
4 :     input clk,
5 :     input rst,
6 :     input [4:0] SW,
7 :     output reg clk_div
8 : );
9 :
10: reg [31:0] count_tmp;
11: initial #1 count_tmp<=0;
12:
13: always@(posedge clk or posedge rst)
14: begin
15: if(rst)
16: count_tmp<=0;
17: else
18: count_tmp<=count_tmp+1;
19: end
20:
21:
22: always@{count_tmp[SW] or rst}
23: begin
24: if(rst)
25: clk_div<=1'b0;
26: else
27: clk_div<=count_tmp[SW];
28: end
29:
30: endmodule
31:

```

**clk\_divider.v**

```

1 : `timescale 1ns / 1ps
2 : //define an_control 8'b00000000
3 : define dp_off 1'b1
4 : define initial_digit 8'b11111111
5 :
6 : module ssd_gen(
7 :     input [31:0] SW,
8 :     input clk,
9 :     input rst,
10:    output reg [6:0] a_to_g,
11:    output reg [7:0] an,
12:    output wire dp
13: );
14:
15: assign dp = `dp_off;
16:
17: wire [2:0] s;
18: wire [7:0] an;
19: reg [19:0] clkdiv;
20: reg [31:0] digit;
21: assign s = clkdiv[19:17];
22: assign an = `initial_digit;
23:
24:
25:
26: // clock divider
27: always@(posedge clk or posedge rst)
28: begin
29: if(rst)
30: clkdiv <= 0;
31: else
32: clkdiv <= clkdiv+1;
33: end
34:
35: // digit select : encode
36: always@{an, s}
37: begin
38:     an = 8'b11111111;
39:     if(an[s] == 1)
40:         an[s] = 0;
41: end
42:
43:
44:
45:
46:
47:
48:
49:
50:
51:
52:
53:
54:
55:
56:
57:
58:
59:
60:
61:
62:
63:
64:
65:
66:
67:
68:
69:
70:
71:
72:
73:
74:
75:
76:
77:
78:
79:
80:

```

**ssd\_gen.v**

The *top.v* module instantiated all modules as it did in the previous lab. The only differences were the 3 added inputs which were *load*, *select*, and *value*. The inputs were assigned in the *nexys4ddr* file and passed down to the *bcd\_32.v* module.

```
1  `timescale 1ns / 1ps
2  module top(
3      input clk,
4      input rst,
5      input [4:0] SW,
6      input enable,
7      input upd,
8      input load,
9      input [3:0] value,
10     input [2:0] select,
11     output wire [6:0] a_to_g,
12     output wire [7:0] an,
13     output wire dp
14 );
15     wire clk_div;
16     clk_divider GEN (
17         .clk(clk),
18         .rst(rst),
19         .SW(SW),
20         .clk_div(clk_div)
21     );
22     wire [31:0] TMP;
23     bcd_32 BCD (
24         .clk(clk_div),
25         .rst(rst),
26         .en(enable),
27         .upd(upd),
28         .count(TMP),
29         .load(load),
30         .value(value),
31         .select(select)
32     );
33     ssd_gen SSD (
34         .SW(TMP),
35         .clk(clk),
36         .rst(rst),
37         .a_to_g(a_to_g),
38         .an(an),
39         .dp(dp)
40     );
41 endmodule
```

**top.v**

## Test Bench


A testbench for the new *bcd\_counter.v* was made to test the load function.

```

1 : `timescale 1ns / 1ps
2 : module bcd_counter_tb(
3 :
4 : );
5 :     reg clk_tb;
6 :     reg rst_tb;
7 :     reg en_in_tb;
8 :     reg upd_tb;
9 :     reg load_tb;
10 :    reg [3:0] value_tb;
11 :    reg [2:0] key_tb;
12 :    reg [2:0] select_tb;
13 :    wire [3:0] op_tb;
14 :    wire en_out_tb;
15 :
16 :    bcd_counter test
17 :    (
18 :        .clk(clk_tb),
19 :        .rst(rst_tb),
20 :        .en_in(en_in_tb),
21 :        .upd(upd_tb),
22 :        .value(value_tb),
23 :        .key(key_tb),
24 :        .select(select_tb),
25 :        .load(load_tb),
26 :        .op(op_tb),
27 :        .en_out(en_out_tb)
28 :    );
29 :
30 :    initial
31 :    begin
32 :        clk_tb<=1'b1;
33 :        forever #5 clk_tb<=~clk_tb;
34 :    end
35 :    initial
36 :    begin
37 :        en_in_tb<=0;
38 :        key_tb<=3'd3;
39 :        value_tb<=4'd6;
40 :        load_tb<=0;
41 :        select_tb<=3'd3;
42 :        upd_tb<=1'b0;
43 :        rst_tb<=1'b0;
44 :        rst_tb<=1'b1;
45 :        rst_tb<=1'b0;
46 :        rst_tb<=1'b0;
47 :        load_tb<=1'b1;
48 :        load_tb<=1'b0;
49 :        select_tb<=3'd5;
50 :        value_tb<=4'd10;
51 :        load_tb<=1'b1;
52 :        load_tb<=1'b0;
53 :        select_tb<=3'd3;
54 :        load_tb<=1'b1;
55 :        load_tb<=1'b0;
56 :        select_tb<=3'd5;
57 :        value_tb<=4'd10;
58 :        load_tb<=1'b1;
59 :        load_tb<=1'b0;
60 :        select_tb<=3'd3;
61 :        load_tb<=1'b1;
62 :        load_tb<=1'b0;
63 :    endmodule
64 :
65 :

```

**bcd\_counter\_tb.v**



The output waveform shows that the output only changes at every *load\_tb* positive edge when *value\_tb* is equal to *key\_tb*. When they are not equal the output stays constant. This is a model for a single BCD counter.

## Corner Cases

Corner cases for this lab include displaying numbers properly instead of random numbers when the counter direction is changed. If the up-down switch counter is enabled, numbers must start at the highest BCD number and reset once the number reaches the smallest value 0. Similarly, when the down-up switch is enabled the BCD numbers should reset when the highest number is reached, in this case, 9. Proper testing is also required to properly display the counter, using a high frequency will cause the seven segment displays to resemble a display with all LEDs turned on. Additionally with the new button added to the environment, unexpected behaviour is possible, such as counter not stopping/continuing when the load button is enabled. This corner case will be tested during the demo section.

## Technical Report


After the simulation was performed. The results obtained from the report are as follows. The total power consumption is 0.109W, 179 LUT's and 121 Flip-Flops. The power specifications for this lab were met. The number of LUT's and Flip-Flops increased from the previous lab as an extra function was added to each BCD counter.

### Synthesis results for design


Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	
✓ synth_1	constrs_1	Synthesis Out-of-date								181	121	0.0	0	0	10/18/21, 6:03 PM	00:00:30	Vivado Synthesis De	
✓ impl_1	constrs_1	Implementation Out-of-date	7.095	0.000	0.319	0.000	0.000	0.109		0	179	121	0.0	0	0	10/18/21, 6:04 PM	00:01:09	Vivado Implementa

After generating bitstream, the file was transferred to the Nexys 7. The behavior of the programmed board was identical to that of the required specifications and the switches, buttons & seven-segment display worked as expected. The counter displayed numbers properly under normal circumstances & when any number was injected into any of the seven segments displays.

## Programmed Nexys 7



*Number 0 was injected into the first (from right to left) seven-segment display*



Pattern loaded in Nexys A7

## **Conclusion**

After programming the board the functionality was the same as in the previous lab with the addition of the 3 selector switches for the seven-segment display, the four switches controlling the value to be injected and the additional button that injects the new value into any of the seven-segment displays. Corner cases were tested and the counter stopped when the injection button was pressed. Similarly, when the injection button was released, the counter continued from the number that was injected.