SIMD and GPUs

CS/COE 1541 (Fall 2020) Wonsun Ahn



SIMD Architectures



ISA not optimized for data parallel workloads

This loop does multiply accumulate (MAC):

```
for (int i = 0; i < 64; i++) {
  y[i] = a * x[i] + y[i]
}</pre>
```

- A common operation in digital signal processing
- Note how we apply the same MAC operation on each data item
 This is how many data parallel workloads look like
- A conventional ISA (likes MIPS) is not optimal for encoding this
 - Results in wasted work and suboptimal performance
 - Let's look at the actual MIPS translation



MIPS code for y(i) = a * x(i) + y(i)

```
1.d f0,0(sp) ; f0 = a
     addi $s2,$s0,512 ;64 elements (64*8=512 bytes)
loop: 1.d f2,0(s0) ; f2 = x(i)
     mul.d f2,f2,f0 ; f2 = a * x(i)
     1.d f4,0(s1) ; f4 = y(i)
     add.d f4,f4,f2 ; f4 = a * x(i) + y(i)
     s.d f4,0(s1) ; y(i) = f4
     addi $s0,$s0,8 ; increment index to x
     addi $s1,$s1,8
                       ;increment index to y
     subu $t0,$s2,$s0 ;evaluate i < 64 loop condition
          $t0,$zero,loop ;loop if not done
     bne
```

- Blue instructions don't do actual computation. There for indexing and loop control.
 - o Is there a way to avoid? Loop unrolling yes. But that causes code bloat!
- Red instructions do computation. But why decode them over and over again?
 - o Is there a way to fetch and decode once and apply to all data items?



SIMD (Single Instruction Multiple Data)

- SIMD (Single Instruction Multiple Data)
 - An architecture for applying one instruction on multiple data items
 - o ISA includes **vector instructions** for doing just that
 - Along with vector registers to hold multiple data items
- Using MIPS vector instruction extensions:


```
l.d $f0,0(\$sp)$ ; $f0 = scalar a
lv $v1,0(\$s0)$ ; $v1 = vector x (64 values)
mulvs.d $v2,\$v1,\$f0$ ; $v2 = a * vector x
lv $v3,0(\$s1)$ ; $v3 = vector y (64 values)
addv.d $v4,\$v2,\$v3$ ; $v4 = a * vector x + vector y
sv $v4,0(\$s1)$ ; vector y = \$v4
```

- Note: no indexing and loop control overhead
- Note: each instruction is fetched and decoded only once



SIMD Processor Design


- How would you design a processor for the vector instructions?
- 1. One processing element (PE)
 - Fetch and decode instruction once
 - PE applies op on each data item
 - Item may be in vector register
 - Item may be in data memory
- 2. Multiple PEs in parallel
 - Fetch and decode instruction once
 - PEs apply op in parallel
 - In synchronous lockstep
 - → The more PEs, the faster!







Example: Adding Two Vectors

- Instead of having a single FP adder work on each item (a)
- Have four FP adders work on items in parallel (b)
- Each pipelined FP unit is in charge of pre-designated items in vector
 - o For full parallelization, put as many FP units as there are items











Vector Load-Store Unit

• *Striding* lets you load/store *non-contiguous* data from memory at regular offsets. (e.g. the first member of each struct in an array)



• Gather-scatter lets you put pointers in a vector, then load/store from arbitrary memory addresses. (gather = load, scatter = store)



Vector Load-Store Unit

- Contiguous data items is still the best for performance
 - Means processor needs to access only one or a few cache blocks
- Strided or scattered accesses are possible but bad for performance
 - o If any of the multiple cache blocks accessed miss, long latency
 - Accessing multiple blocks also consumes a lot of bandwidth
- If your vector program is slow, 99% it is because of memory latency



SIMD instructions in real processors

- x86 vector extensions
 - o MMX, SSE, AVX, AVX-2
 - Current: AVX-512 (512-bit vector instructions)
- ARM vector extensions
 - VFP (Vector Floating Point)
 - Current: Neon (128-bit vector instructions)
- Vector instructions have progressively become wider historically
 - Due to increase of data parallel applications
- Enter GPUs for general computing (circa 2001)




GPUs: Graphical Processing Units




History of GPUs

- VGA (Video graphic array) has been around since the early 90's
 - A display generator connected to some (video) RAM
- By 2000, VGA controllers were handling almost all graphics computation
 - Programmable through OpenGL, Direct 3D API
 - APIs allowed accelerated vertex/pixel processing:
 - Shading
 - Texture mapping
 - Rasterization
 - Gained moniker Graphical Processing Unit
- 2007: First general purpose use of GPUs
 - 2007: Release of CUDA language
 - 2011: Release of OpenCL language






Modern GPU architecture




GPU is Really a SIMD Processor

University of Pittsburgh



- Logically, a GPU is composed of SMs (Streaming Multi-processors)
 An SM is a vector unit that can process multiple pixels (or data items)
- Each SM is composed of **SPs** which work on each pixel or data item

CPU-GPU architecture




- Dedicated GPU memory separate from system memory
- Code and data must be transferred to GPU memory for it to work on it
 - Through PCI-Express bus connecting GPU to CPU



GPU Programming Model

Pittsburgh




GPU Programming Model: Exchanging Data

cudaMalloc (void **pointer, size_t nbytes); /* malloc in GPU global memory */
cudaMemset (void **pointer, int value, size_t count);
cudaMemcpy(void *dest, void *src, size_t nbytes, enum cudaMemcopyKind dir)
cudaFree(void **pointer);

enum cudaMemcpyKind

- cudaMemcpyHostToDevice
- cudaMemcpyDeviceToHost
- cudaMemcpyDeviceToDevice



Notes:

- cudaMemcpy() blocks CPU thread until copy is complete
- cudaMemcpy() does not start copying until previous CUDA calls complete



GPU Programming Model: Exchanging Data


Data Movement Example

University of Pittsburgh




```
int main (void)
   float *a h, *b h; // host data
   float *a d, *b d; // device data
   int N = 14, nBytes, i;
   nBytes = N*sizeof(float);
                                                  a_h
                                                                            \mathbf{a}_{\mathbf{d}}
   a h = (float *)malloc(nBytes);
                                                            PCIe bus
   b h = (float *)malloc(nBytes);
                                                  b h
                                                                            b d
   cudaMalloc((void **) &a d, nBytes);
   cudaMalloc((void **) &b d, nBytes);
   for (i=0, i< N; i++) a h[i] = 100.f + i;
   cudaMemcpy(a d, a h, nBytes, cudaMemcpyHostToDevice);
   GPUcomp<<<1, 14>>>(a d, b d, N);
   cudaMemcpy(b h, b d, nBytes, cudaMemcpyDeviceToHost);
   for (i=0; i< N; i++) assert( a h[i] == b h[i] );
                                                              global void GPUcomp(*a,*b,N)
   free(a h); free(b h); cudaFree(a d); cudaFree(b d);
                                                              int i = threadIdx.x;
   return 0;
                                                               if( i < N) b(i) = a(i);
```


GPU Programming Model: Launching the Kernel



Pittsburgh


The Execution Model






- The **thread blocks** are dispatched to **SM**s
- The number of blocks dispatched to an SM depends on the SM's resources (registers, shared memory, ...).

Blocks not dispatched initially are dispatched when an SM frees up after finishing a block



 When a block is dispatched to an SM, each of its threads executes on an SP in the SM.







The Execution Model




- Each block (up to 1K threads) is divided into groups of 32 threads (called warps) – empty threads are used as fillers.
- A warp executes as a SIMD **vector instruction** on the SM.
- Depending on the number of SPs per SM:



 ○ If 32 SP per SM → 1 thread of a warp executes on 1 SP (32 lanes of execution, one thread per lane)




 ○ If 16 SP per SM → 2 threads are time multiplexed on 1 SP (16 lanes of execution, 2 threads per lane)



○ If 8 SP per SM \rightarrow 4 threads are time multiplexed on 1 SP (8 lanes of execution, 4 threads per lane)

All threads execute the same code

• Launched using **Kernel** <<<**1**, **64**>>> : 1 block with 64 threads




- Each thread in a thread block has a unique "thread index" → threadIdx.x
- The same sequence of instructions can apply to different data items.



Blocks of Threads


• Launched using **Kernel** <<<**2**, **32**>>> : 2 blocks of 32 threads



- Each thread block has a unique "block index" → blockIdx.x
- Each thread has a unique **threadIdx.x** within its own block
- Can compute a global index from the blockldx.x and threadldx.x

Two-dimensions grids and blocks


• Launched using **Kernel** <<<(2, 2), (4, 8)>>> : 2X2 blocks of 4X8 threads



- Each block has two indices (blockldx.x, blockldx.y)
- Each thread in a thread block has two indices (threadIdx.x, threadIdx.y)



Example



Example: Computing y = ax + y

C program (on CPU)

```
void saxpy_serial(int n, float a, float
*x, float *y)
{
   for(int i = 0; i < n; i++)
      y[i] = a * x[i] + y[i];
}</pre>
```

```
void main ()
{
    ...
    saxpy_serial(n, 2.0, x, y);
    ...
}
```

CUDA program (on CPU+GPU)

```
void main ()
{ ...
  // cudaMalloc arrays X and Y
  // cudaMemcpy data to X and Y
  int NB = (n + 255) / 256;
  saxpy_gpu<<<NB, 256>>>(n, 2.0, X, Y);
  // cudaMemcpy data from Y
}
```



Example: Computing y = ax + y

What happens when n = 1?

```
_global_void saxpy_gpu(int n, float a, float *X, float *Y)
{
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  if (i < n ) Y[i] = a * X[i] + Y[i];
}
.....
saxpy_gpu<<<1, 256>>>(1, 2.0, X, Y); /* X and Y are both sized 1! */
```

- "if (i < n)" condition prevents writing beyond bounds of array.
- But that requires some threads within a warp not performing the write.
 - o But a warp is a single vector instruction. How can you branch?
 - o "if (i < n)" creates a **predicate** vector to use for the write
 - Only thread 0 has predicate turned on, rest has predicate turned off

