

PCB 교육 정리

여름방학 단기 교육


전자정보공학부 20203023 우상욱
wu3643@gmail.com

Contents

- PCB 작업 전 최종 기초 회로 작업
- ERC CHECK
- Net List 추출
- PCB 기초 setup
- PCB 실습
- PadStack 실습
- Constraint
- Routing
- ArtWork 추출


최종 기초 회로

LED_MODULE




최종 기초 회로

MAIN_CONNECT




최종 기초 회로

MAIN_CONNECT



최종 기초 회로

MAIN TOP




ERC CHECK

Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	U7,QH_O Output Connected to Input Port	2_LED_MODULE, MODULE (109.22, 50.80)	MODULE	1_MAIN#LED_MODULE4	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	OH_OUT Input Port Connected to Output	2_LED_MODULE, MODULE (121.92, 45.72)	MODULE	1_MAIN#LED_MODULE4	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	U6,QH_O Output Connected to Input Port	2_LED_MODULE, MODULE (109.22, 50.80)	MODULE	1_MAIN#LED_MODULE3	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	OH_OUT Input Port Connected to Output	2_LED_MODULE, MODULE (121.92, 45.72)	MODULE	1_MAIN#LED_MODULE4	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	U5,QH_O Output Connected to Input Port	2_LED_MODULE, MODULE (109.22, 50.80)	MODULE	1_MAIN#LED_MODULE2	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	OH_OUT Input Port Connected to Output	2_LED_MODULE, MODULE (121.92, 45.72)	MODULE	1_MAIN#LED_MODULE4	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	U4,QH_O Output Connected to Input Port	2_LED_MODULE, MODULE (109.22, 50.80)	MODULE	1_MAIN#LED_MODULE1	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	OH_OUT Input Port Connected to Output	2_LED_MODULE, MODULE (121.92, 45.72)	MODULE	1_MAIN#LED_MODULE4	No
Warning	Electrical	WARNING(ORCAP-1608): Net has no driving source	N12885	1_MAIN, 1_MAIN (160.02, 78.74)	1_MAIN	1_MAIN#	No
Warning	Electrical	WARNING(ORCAP-1608): Net has no driving source	N04627	1_MAIN, 1_MAIN (160.02, 48.26)	1_MAIN	1_MAIN#	No
Error	Electrical	ERROR(ORCAP-1628): Possible pin type conflict	U3,DWT#RW Output Connected to Output	1_MAIN, 2_CONNECT (157.48, 66.04)	2_CONNECT	1_MAIN#	No


다양한 warning 및 error 발생

ERC CHECK




PCB layout 작업을 위해 DRC를 통과 해야한다. duplicate net names와 conflict checking은 비활성화 하였다.

NET LIST 추출




New Layout을 통해 PCB 작업을 시작한다. 이 작업에서 오류가 있거나 버전이 낮은 툴의 경우는 netlist를 추출하여 import 하는 방식으로 수행하여야 한다.

NET LIST 추출





초기 단계에서는 각 부품의 이미지가 보이지 않는다. 따라서 library를 넣어줘야한다.
components의 symbol의 경로를 지정한다.

NET LIST 추출





components manually에서 하나씩 확인 가능하다.

pcb 기초 setup



pcb 실습



polygon toolbar를 사용하여 좌표 입력후 다음과 같은 outline을 그린다. z-copy를 통해 package keepin과 route keepin을 진행한다

pcb 실습

The screenshot shows the 'Primary' panel of the Altium Designer interface. At the top is a table with columns for Objects, Types, Thickness, Physical, Embedded, and Signal Integrity. Below this is a detailed table for each layer, including Name, Layer, Layer Function, Value (mm), Layer ID, Material, Fill-in Material, Embedded Status, Conductivity (mho/cm), Dielectric Constant, and SI Ignore. The layers listed are TOP, GND, VCC, and BOTTOM, each with its respective conductor, dielectric, and plane types and values.

Objects		Types		Thickness		Physical		Embedded		Signal Integrity		
#	Name	Layer	Layer Function	Value	mm	Layer ID	Material	Fill-in Material	Embedded Status	Conductivity	Dielectric Constant	SI Ignore
*	*	*	*	*	*	*	*	*	*	*	*	*
1	TOP	Conductor	Conductor	0.03048	1	Copper			Not embedded	596000	1	<input checked="" type="checkbox"/>
2	GND	Plane	Dielectric	0.03032	2	Copper	Fr-4		Not embedded	0	4.5	<input checked="" type="checkbox"/>
3	VCC	Plane	Dielectric	0.03048	3	Copper	Fr-4		Not embedded	596000	1	<input checked="" type="checkbox"/>
4	BOTTOM	Conductor	Conductor	0.03048	4	Copper			Not embedded	596000	1	<input checked="" type="checkbox"/>
		Surface										1

Below the tables are tabs for Info, Lock, Embedded layers setup, Unused pads suppression, and Refresh materials. The Info tab displays the following statistics:

- Total thickness: 0.73152 mm
- Total thickness without masks: 0.73152 mm
- Layers: 4
 - Conductor: 2
 - Plane: 2
 - Mask: 0

At the bottom are buttons for Ok, Cancel, Apply, and Help.



The screenshot shows the 'Dimension Environment' dialog box. The left side lists various dimensioning and marking options: Surface, TOP conductor, Dielectric, Grid Plane, Grid Dielectric, VCC Plane, VCC Dielectric, BOTTOM conductor, and BOTTOM Dielectric. The right side shows a preview of the selected dimensioning style. The dialog has tabs for Manufacture, Export, and Help, and includes buttons for OK, Cancel, Apply, and Help.

cross section 층 추가

TOP, GND, VCC, BOTTOM 총 4개의 층으로 작업한다.



Via를 통해 배선하게 된다.

pcb 실습





dimension enviroment 활성화 후 parameter 설정 후 양 끝점 설정


PadStack



PadStack




PadStack



PadStack을 활용하여 U1 symbol 제작

PCB 실습



components manually를 활용하여 부품을 배치한다.

Constraint

Objects		Referenced Physical CSet							
Name									
*	*								
▼ hier_test	DEFAULT								
▼ POWER_PH(4)	POWER								
GND	POWER								
USB_VCC	POWER								
VCC	POWER								
3V3OUT	POWER								

NCIs		▼ POWER_PH(4)	POWER	0.4000	0.0000	0.4000	0.0000		
Net		GND	POWER	0.4000	0.0000	0.4000	0.0000		
Net		USB_VCC	POWER	0.4000	0.0000	0.4000	0.0000		
Net		VCC	POWER	0.4000	0.0000	0.4000	0.0000		
Net		3V3OUT	POWER	0.4000	0.0000	0.4000	0.0000		

Power line 규칙은 다르게 좀 더 굵게 적용한다. Power line Class 적용

Constraint


hier_test								
Objects			Referenced Physical CSet	Line Width		Neck		Referer
Type	S	Name		Min	Max	Min Width	Max Length	
mm	mm	mm		mm	mm	mm	mm	
*	*	*	*	*	*	*	*	*
Dsn	▼ hier_test	DEFAULT		0.3000	0.0000	0.3000	0.0000	
Rgn	SMD	0.2000						

SMD Rule


hier_test								
Objects			Referenced Spacing CSet	Line To	Thru Pin To	SMD Pin To	Test Pin To	Thru Via To
Type	S	Name		All	All	All	All	All
mm	mm	mm		mm	mm	mm	mm	mm
*	*	*	*	*	*	*	*	*
Dsn	▼ hier_test	DEFAULT		0.2000	0.2000	0.2000	0.2000	0.2000
SCS	▶ DEFAULT	0.2000		0.2000	0.2000	0.2000	0.2000	0.2000
								0.1270

Spacing 작업은 U1, U3의 pin spacing rule을 다른 배선과 다르게 더 좁은 간격을 허용한다.

Constraint




SMD Spacing 관련 rule 적용



Rectangular를 활용하여 적용한다.

Routing



DRC check 전 1차 배선 완료 모습

FAN OUT과 TOP, BOTTOM 배선이 되어 있는 것을 확인 할 수 있다.



Routing

DRC Error Count Summary	
DRC Error Type	DRC Error Count
Physical Constraint	2
Total DRC Errors	2

Detailed DRC Errors


Constraint Name	DRC Marker Location	DRC Subclass	Required Value	Actual Value	Constraint Source	Constraint Source Type	Element 1	Element 2
Minimum Neck Width	[21.5377 28.9985]	TOP	0.4 MM	0.2 MM	POWER	PHYSICAL CONSTRAINTS	Odd-angle Line Segment "Vcc Etch/Top"	
Minimum Neck Width	[23.1583 28.9999]	TOP	0.4 MM	0.2 MM	POWER	PHYSICAL CONSTRAINTS	Odd-angle Line Segment "Gnd Etch/Top"	

DRC Check Report.




DRC-> Display Status로 DRC 확인 가능

Routing



내부 plane 설정


Routing




DRC Check 완료.

모두 0이 될 때까지 수정해야 한다.




Routing



Visuality를 활용해 다양한 Layer 확인 가능





Routing






배선을 완료한 후 Artwork 추출을 시작한다.





ArtWork 추출





ArtWork 추출



ArtWork 추출



ArtWork 추출



ArtWork 추출

allegro의 검색 결과					▼	↻	.art
이름	수정한 날짜	유형	크기	풀더			
art_param.txt	2025-07-22 오후...	텍스트 문서	1KB	allegro(C:\WSPB_D...			
ASSYBT.art	2025-07-22 오후...	ART 파일	1KB	allegro(C:\WSPB_D...			
ASSYTP.art	2025-07-22 오후...	ART 파일	19KB	allegro(C:\WSPB_D...			
SPBT.art	2025-07-22 오후...	ART 파일	1KB	allegro(C:\WSPB_D...			
SPTP.art	2025-07-22 오후...	ART 파일	3KB	allegro(C:\WSPB_D...			
SMBT.art	2025-07-22 오후...	ART 파일	3KB	allegro(C:\WSPB_D...			
SMTP.art	2025-07-22 오후...	ART 파일	6KB	allegro(C:\WSPB_D...			
SSBT.art	2025-07-22 오후...	ART 파일	1KB	allegro(C:\WSPB_D...			
SSTP.art	2025-07-22 오후...	ART 파일	17KB	allegro(C:\WSPB_D...			
NCLEGEND-1-4.art	2025-07-22 오후...	ART 파일	23KB	allegro(C:\WSPB_D...			
BOTTOM.art	2025-07-22 오후...	ART 파일	4KB	allegro(C:\WSPB_D...			
VCC.art	2025-07-22 오후...	ART 파일	5KB	allegro(C:\WSPB_D...			
GND.art	2025-07-22 오후...	ART 파일	4KB	allegro(C:\WSPB_D...			
TOP.art	2025-07-22 오후...	ART 파일	11KB	allegro(C:\WSPB_D...			
art_param.txt,1	2025-07-22 오후...	TXT,1 파일	1KB	allegro(C:\WSPB_D...			
art_aper.txt	2025-07-22 오후...	텍스트 문서	3KB	allegro(C:\WSPB_D...			

manual을 따라 작업을 수행한 결과 최종적으로 .art file을 생성할 수 있다.