[Microprocessor Applications] Lab 3: NEON Programming

Chester Sungchung Park
SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr



Outline

- Objectives
- □ Description
- ☐ Block diagram
- Source codes
- Evaluation

Objectives

- Optimizing a C application using NEON instruction set
- ☐ Understanding the corresponding assembly codes
- □ Programming your own assembly codes using NEON instruction set

Description

■ Vector addition

1

```
void add_int (int *pa, int * pb, unsigned int n, int x)
{
  unsigned int i;
  for(i = 0; i < n; i++)
     pa[i] = pb[i] + x;
}</pre>
```

(2)

```
void add_int (int *pa, int * pb, unsigned int n, int x)
{
  unsigned int i;
  for(i = 0; i < (n&~3); i++)
     pa[i] = pb[i] + x;
}</pre>
```


(3)


```
void add_int (int* restrict pa, int* restrict pb, unsigned int n, int x)
{
  unsigned int i;
  for(i = 0; i < (n&~3); i++)
    pa[i] = pb[i] + x;
}</pre>
```

Description

☐ Register/memory setting

r0	рa
r1	pb
r2	n
r3	X







Description

□ Result

Non-overlapping memory regions assumed



Block Diagram






☐ C program


```
🥫 main.c 🖂 🔌
               👔 system.mss
                                               sm_vectors.S
💼 system.xml
   #include <stdio.h>
   int *a, b[8], x;
  ovoid add_int(int *__restrict pa, int *__restrict pb, unsigned int n, int x)
       unsigned int i;
       for (i = 0; i < (n\&~3); i++)
            pa[i] = pb[i] + x:
                                                                                              b[0]
                                                                                      b \rightarrow
  □ int main()
                                                                        a[0]
                                                                                              b[1]
                                                                                  &b[1]→
                                                               a \rightarrow
       unsigned int i = 0;
                                                                        a[1]
                                                                                              b[2]
        int n = 8;
                                                                                              b[3]
                                                                        a[2]
       for (i = 0; i < (n\&~3); i++)
            b[i]=0;
                                                                        a[3]
                                                                                              b[4]
       x = 1;
       a = &b[1];
                                                                       a[n-2]
                                                                                             b[n-1]
       add_int(a, b, n, x);
                                                                       a[n-1]
        for (i = 0; i < (n\&~3); i++)
            printf("%d %d\r\n", a[i], b[i]);
        return 0;
```

☐ Assembly (-O0)



```
👺 Outline 🚟 Disassembly 🛭
                                             Enter location here
            add int:
 00100a10:
              push
                      {r11}
 00100a14:
                      r11, sp, #0
              add
 00100a18:
                      sp, sp, #28
              sub
 00100a1c:
              str
                      r0, [r11, #-16]
                      r1, [r11, #-20]
 00100a20:
 00100a24:
                      r2, [r11, #-24]
              str
                      r3, [r11, #-28]
 00100a28:
              str
≥ 00100a2c:
                      r3, #0
 00100a30:
              str
                      r3, [r11, #-8]
 00100a34:
                      +56 ; addr=0x00100a74: add_int + 0x00000064
 00100a38:
                      r3, [r11, #-8]
 00100a3c:
              1s1
                      r3, r3, #2
 00100a40:
              ldr
                      r2, [r11, #-16]
 00100a44:
              add
                      r3, r2, r3
 00100a48:
              ldr
                      r2, [r11, #-8]
              lsl
 00100a4c:
                      r2, r2, #2
 00100a50:
              ldr
                      r1, [r11, #-20]
 00100a54:
                      r2, r1, r2
 00100a58:
              1dr
                      r1, [r2]
 00100a5c:
              1dr
                      r2, [r11, #-28]
 00100a60:
              add
                      r2, r1, r2
 00100a64:
              str
                      r2, [r3]
 00100a68:
              ldr
                      r3, [r11, #-8]
 00100a6c:
              add
                      r3, r3, #1
 00100a70:
                      r3, [r11, #-8]
 00100a74:
              ldr
                      r3, [r11, #-24]
 00100a78:
              bic
                      r2, r3, #3
              1dr
                      r3, [r11, #-8]
 00100a7c:
 00100a80:
              cmp
                       r2, r3
 00100a84:
              bhi
                             ; addr=0x00100a38: add int + 0x00000028
 00100a88:
              nop
 00100a8c:
              sub
                       sp, r11, #0
 00100a90:
                       {r11}
              pop
 00100a94:
                       lr
              bx
```

☐ Assembly (-O0)



```
□ Outline  Disassembly  
                                              Enter location here
            add int:
              push
                       {r11}
 00100a10:
 00100a14:
              add
                       r11, sp, #0
 00100a18:
              sub
                       sp, sp, #28
 00100a1c:
                       r0, [r11, #-16]
              str
                       r1, [r11, #-20]
 00100a20:
              str
 00100a24:
              str
                       r2, [r11, #-24]
 00100a28:
              str
                       r3, [r11, #-28]
≥ 00100a2c:
                       r3, #0
 00100a30:
                       r3, [r11, #-8]
              str
                                ; addr=0x00100a74: add int + 0x00000064
 00100a34:
 00100a38:
              ldr
                       r3, [r11, #-8] r3-L
              151
 00100a3c:
                       r3, r3, #2
                       r2, [r11, #-16] 124-Da
 00100a40:
              ldr
                      r3, r2, r3 (3 - & Paci)
r2, [r11, #-8]
 00100a44:
              1dr
 00100a48:
 00100a4c:
              lsl
                       r2, r2, #2
                       r1, [r11, #-20] r1←Pb
               1dr
 00100a50:
                       r2, r1, r2 12 - & PbCi]
 00100a54:
              add
                      r1, [r2] r1 - Pb(i)
r2, [r11, #-28] r2-8
               1dr
 00100a58:
 00100a5c:
                       r2, r1, r2
 00100a60:
              add
                       r2, [r3] pacil - Pb[i]+x
 00100a64:
               str
                       r3, [r11, #-8] 7
              ldr
 00100a68:
                       r3, r3, #1
 00100a6c:
              add
                       r3, [r11, #-8]
 00100a70:
              str
                       r3, [r11, #-24]
 00100a74:
 00100a78:
              bic
                       r2, r3, #3
                       r3, [r11, #-8] r24
 00100a7c:
              1dr
                       r2, r3
 00100a80:
              cmp
 00100a84:
              bhi
                       -84
                                ; addr=0x00100a38: add int + 0x00000028
 00100a88:
              nop
 00100a8c:
              sub
                       sp, r11, #0
 00100a90:
                       {r11}
              pop
 00100a94:
                       lr
              bx
```

☐ Assembly (-O3)

```
🚟 Outline 🚟 Disassembly 🖂
                                                                         🚟 Outline 🚟 Disassembly 🖂
 00100540:
             blx r3
                                                                                       beg 0x100614 <add int+200>
                                                                           0010059c:
 00100544:
             pop {r3, lr}
                                                                                       rsb r10, r5, r2
                                                                           001005a0:
 00100548:
             b 0x100470 <register tm clones>
                                                                                                                    (3)
                                                                           001005a4:
                                                                                       lsr r7, r10, #2
            add int:
                                                                           001005a8:
                                                                                       lsls r8, r7, #2
             bics r2, r2, #3
♦ 0010054c:
                                                                           001005ac:
                                                                                       beg 0x1005e8 <add int+156>
 00100550:
             push {r4, r5, r6, r7, r8, r10}
                                                                           001005b0:
                                                                                       lsl r5, r5, #2
 00100554:
             beg 0x100614 <add int+200>
                                                                                       vdup.32 q9, r3
                                                                           001005b4:
 00100558:
             sbfx r5, r1, #2, #1
                                                                           001005h8:
                                                                                       add r6, r1, r5
 0010055c:
             and r5, r5, #3
                                                                           001005bc:
                                                                                       add r5, r0, r5
 00100560:
             cmp r5, r2
                                                                           001005c0:
                                                                                       mov r4, #0
 00100564:
             moves r5, r2
                                                                           001005c4:
                                                                                       vldmia r6!. {d16-d17}
 00100568:
             cmp r2, #3
                                                                           001005c8:
                                                                                       add r4, r4, #1
 0010056c:
             movls r5. r2
                                                                           001005cc:
                                                                                       vadd.i32 q8, q9, q8
 00100570:
             bhi 0x10061c <add int+208>
                                                                                       cmp r4. r7
                                                                           001005d0:
 00100574:
             mov r4, #0
                                                                           001005d4:
                                                                                       vst1.32 {d16-d17}, [r5]!
 00100578:
             mov r12, r4
                                                                           001005d8:
                                                                                       bcc 0x1005c4 <add int+120>
 0010057c:
             add r12, r12, #1
                                                                           001005dc:
                                                                                       cmp r10, r8
 00100580:
             ldr r6, [r1, r4]
                                                                           001005e0:
                                                                                       add r12, r12, r8
 00100584:
             cmp r12, r5
                                                                           001005e4:
                                                                                       beq 0x100614 <add int+200>
 00100588:
             add r6, r6, r3
                                                                           001005e8:
                                                                                       lsl r6, r12, #2
 0010058c:
             str r6, [r0, r4]
                                                                           001005ec:
                                                                                       mov r4. #0
 00100590:
             add r4, r4, #4
                                                                           001005f0:
                                                                                       add r5, r1, r6
 00100594:
             bcc 0x10057c <add int+48>
                                                                           001005f4:
                                                                                       add r0, r0, r6
 00100598:
             cmp r2, r5
                                                                           001005f8:
                                                                                       add r12, r12, #1
             beg 0x100614 <add int+200>
 0010059c:
                                                                           001005fc:
                                                                                       ldr r1, [r5, r4]
 001005a0:
             rsb r10, r5, r2
                                                                           00100600:
                                                                                       cmp r2, r12
 001005a4:
             lsr r7, r10, #2
                                                                           00100604:
                                                                                       add r1, r1, r3
 001005a8:
             lsls r8, r7, #2
                                                                           00100608:
                                                                                       str r1, [r0, r4]
 001005ac:
             beg 0x1005e8 <add int+156>
                                                                           0010060c:
                                                                                       add r4, r4, #4
 001005b0:
             lsl r5, r5, #2
                                                                           00100610:
                                                                                       bhi 0x1005f8 <add int+172>
                                                                                      pop {r4, r5, r6, r7, r8, r10}
 001005b4:
             vdup.32 q9, r3
                                                                           00100614:
 001005b8:
             add r6, r1, r5
                                                                           00100618:
                                                                                       bx lr
 001005bc:
             add r5, r0, r5
                                                                           0010061c:
                                                                                       cmp r5, #0
 001005c0:
             mov r4, #0
                                                                                                                     (2)
                                                                           00100620:
                                                                                       bne 0x100574 <add int+40>
 001005c4:
             vldmia r6!. {d16-d17}
                                                                                       mov r12, r5
                                                                           00100624:
 001005c8:
             add r4, r4, #1
                                                                           00100628:
                                                                                       b 0x1005a0 <add int+84>
             vadd.i32 q8, q9, q8
 001005cc:
                                                                                     enable caches:
 001005d0:
             cmp r4, r7
                                                                           0010062c:
                                                                                       bx lr
 001005d4:
             vst1.32 {d16-d17}, [r5]!
                                                                                     disable caches:
                                                                                                                                           11
 001005d8:
             bcc 0x1005c4 <add int+120>
 001005dc:
             _cmn r10. ლგ
```

☐ Assembly (O3)

```
= Outline = Disassembly ⊠
                                                                                                                                      □ Outline  Disassembly ⊠
                         blx r3
  00100540:
                                                                                                                                        0010059c:
                                                                                                                                                               beq 0x100614 <add int+200>
  00100544:
                         pop {r3, lr}
                                                                                                                                        001005a0:
                                                                                                                                                               rsb r10, r5, r2 no←n
  00100548:
                         b 0x100470 (register tm clones)
                                                                                                                                        001005a4:
                                                                                                                                                               1sr r7, r10, #2 m-(18-3)
                      add int:
                                                                                                                                                               lsls r8, r7, #2 r84 (ng,3)
beq 0x1005e8 <add_int+156>x
                                                                                                                                        001005a8:
♦ 0010054c:
                         bics r2, r2, #3
                                                                                                                                        001005ac:
  00100550:
                         push {r4, r5, r6, r7, r8, r10}
                                                                                                                                        001005b0:
                                                                                                                                                               lsl r5, r5, #2 ·
  00100554:
                         beg 0x100614 <add int+200>
                                                                                                                                                               vdup.32 q9, r3 Q9←{4419}.
                                                                                                                                        001005b4:
                         sbfx r5, r1, #2, #1
  00100558:
                                                                                                                                                               add r6, r1, r5. r6 - Pb.
                                                                                                                                         001005b8:
                         and r5, r5, #3 /5-0. (1)
  0010055c:
                                                                                                                                        001005bc:
                                                                                                                                                               add r5, r0, r5 754-Pa
  00100560:
                         cmp r5, r2
                                                                                                                                        001005c0:
                                                                                                                                                               mov r4, #0
  00100564:
                         moves r5, r2
                                                                                                                                                               vldmia r6!, {d16-d17}. Q& [pb[u]+3] pb[ui+2] pb[ui+2] pb[ui+2] pb[ui+3] pb[ui+2] pb[ui+3] pb[ui+2] pb[ui+3] pb[ui+2] pb[ui+3] pb[
                                                                                                                                         001005c4:
  00100568:
                         cmp r2, #3
                                                                                                                                         001005c8:
                                                                                                                                                               add r4, r4, #1
  0010056c:
                        movls r5, r2
                                                                                                                                        001005cc:
                                                                                                                                                               vadd.i32 q8, q9, q8
  00100570: bhi 0x10061c <add int+208>
                                                                                                                                                               vst1.32 (d16-d17), [r5]! {pa[ui+3] pa[4i+1]pa[4i+1]pa[4i]} 48
                                                                                                                                        001005d0:
  00100574:
                         mov r4, #0
                                                                                                                                        001005d4:
  00100578:
                        mov r12, r4
                                                                                                                                        001005d8:
                                                                                                                                                              bcc 0x1005c4 <add int+120>
  0010057c:
                         add r12, r12, #1
                                                                                                                                                               cmp r10, r8
                                                                                                                                        001005dc:
  00100580:
                         ldr r6, [r1, r4]
                                                                                                                                        001005e0:
                                                                                                                                                               add r12, r12, r8
  00100584:
                         cmp r12, r5
                                                                                                                                                             beq 0x100614 <add int+200>
                                                                                                                                        001005e4:
  00100588:
                         add r6, r6, r3
                                                                                                                                                              lsl r6, r12, #2
                                                                                                                                        001005e8:
  0010058c:
                         str r6, [r0, r4]
                                                                                                                                         001005ec:
                                                                                                                                                              mov r4, #0
  00100590:
                         add r4, r4, #4
                                                                                                                                        001005f0:
                                                                                                                                                               add r5, r1, r6
  00100594:
                         bcc 0x10057c <add int+48>
                                                                                                                                        001005f4:
                                                                                                                                                              add r0, r0, r6
  00100598:
                         cmp r2, r5
                                                                                                                                         001005f8:
                                                                                                                                                               add r12, r12, #1
  0010059c:
                         beg 0x100614 <add int+200>
                                                                                                                                         001005fc:
                                                                                                                                                              ldr r1, [r5, r4]
  001005a0:
                         rsb r10, r5, r2
                                                                                                                                        00100600:
                                                                                                                                                               cmp r2, r12
  001005a4:
                        lsr r7, r10, #2
                                                                                                                                        00100604:
                                                                                                                                                               add r1, r1, r3
  001005a8:
                        lsls r8, r7, #2
                                                                                                                                                               str r1, [r0, r4]
                                                                                                                                         00100608:
  001005ac:
                         beq 0x1005e8 <add int+156>
                                                                                                                                         0010060c:
                                                                                                                                                               add r4, r4, #4
  001005b0:
                         lsl r5, r5, #2
                                                                                                                                                               bhi 0x1005f8 <add int+172>
                                                                                                                                        00100610:
                                                                                                                                                               pop {r4, r5, r6, r7, r8, r10}
  001005b4:
                         vdup.32 q9, r3
                                                                                                                                        00100614:
  001005b8:
                         add r6, r1, r5
                                                                                                                                        00100618:
                                                                                                                                                              bx 1r
  001005bc:
                         add r5, r0, r5
                                                                                                                                        0010061c:
                                                                                                                                                               cmp r5, #0
  001005c0:
                         mov r4, #0
                                                                                                                                                                                                                     (2)
                                                                                                                                                               bne 0x100574 <add_int+40>
                                                                                                                                        00100620:
  001005c4:
                         vldmia r6!, {d16-d17}
                                                                                                                                        00100624:
                                                                                                                                                               mov r12, r5
  001005c8:
                         add r4, r4, #1
                                                                                                                                        00100628:
                                                                                                                                                              b 0x1005a0 <add int+84>
  001005cc:
                         vadd.i32 q8, q9, q8
                                                                                                                                                            enable caches:
  001005d0:
                         cmp r4, r7
                                                                                                                                        0010062c:
                                                                                                                                                               bx 1r
  001005d4:
                         vst1.32 {d16-d17}, [r5]!
                                                                                                                                                           disable caches:
                                                                                                                                                                                                                                                             13
  001005d8:
                         bcc 0x1005c4 <add int+120>
  001005dc: __ cmn r10. r8
```

- ☐ Compiler optimization levels (ARM gcc)
 - -O0: No optimization is performed.
 - -O1: Enables the most common forms of optimization that do not require decisions regarding size or speed.
 - -O2: Enables further optimizations, such as instruction scheduling.
 - -O3: Enables more aggressive optimizations, such as aggressive function inlining, and it typically increases speed at the expense of image size. Moreover, this option enables -ftree-vectorize, causing the compiler to attempt to automatically generate NEON code.
 - Os: Selects optimizations that attempt to minimize the size of the image, even at the expense of speed.

☐ Source code: main.c

```
    ★main.c 
    ★main.c 

                                                                                                                                                           h benchmarking.h
system.xml
                                    👔 system.mss
      int main()
                   unsigned int i = 0;
                  int n = N;
                   BENCHMARK CASE *pBenchmarkCase;
                  BENCHMARK_STATISTICS *pStat;
                  printf("----Benchmarking starting----\r\n");
                  printf("CPU_FREQ_HZ=%d, TIMER_FREQ_HZ=%d\r\n", CPU_FREQ_HZ, CPU_FREQ_HZ/2/(TIMER_PRE_SCALE+1));
                   for(i=0;i<N;i++)</pre>
                            b[i]=0;
                            b_asm[i] = 0;
                           b_rest[i] = 0;
                  x = 1;
                  x_asm = 1;
                  a_rest = &restrict_b[1]; //address aliasing
                   add_int(a,b,n,x); //1
                   add int assembly(a asm,b asm,n,x asm); //2
                   add_int_restrict(a_rest,b_rest,n,x_rest); //3
                  xil printf("=== 1 2 3 ===\r\n");
                   for(i = 0; i<N/100; i++)</pre>
                            BENCHMARK_CASE BenchmarkCases[NR_BENCHMARK_CASE] = {
                                       {"Vector addition", TEST ROUNDS, initializor dummy, add int, {(int)a,(int)b,N,x}, 0, validator dummy},
                                       ("Vector addition assembly", TEST_ROUNDS, initializor_dummy, add_int_assembly, {(int)a_asm,(int)b_asm,N,x_asm}, 0, validator_dummy},
                                       {"Vector addition restrict", TEST_ROUNDS, initializor_dummy, add_int, {(int *_restrict_)a_rest,(int *_restrict_)b_rest,N,x_rest}, 0, validator_dummy}
                  };
                   // Now we can collect the execution time statistics
                  for(i=0;i<NR_BENCHMARK_CASE;i++)</pre>
                            pBenchmarkCase = &BenchmarkCases[i];
                             pStat = &(pBenchmarkCase->stat);
                            printf("Case %d: %s\r\n", i, pBenchmarkCase->pName);
                            run benchmark single(pBenchmarkCase);
                           statistics_print(pStat);
                   printf("----Benchmarking Complete----\r\n");
                   return 0;
```

☐ Source code: benchmarking.h

```
benchmarking.c
🛊 system.xml
                               🏗 *main.c
                                                               h benchmarking.h 🔀
               👔 system.mss
  ⊕ copyright (c) 2017 SoC Design Laboratory, Konkuk University, South Korea∏
   #ifndef BENCHMARKING_H_
   #define BENCHMARKING H
   #include "xparameters.h"
   #include "xscutimer.h"
   #include "xil printf.h"
   #include "xil_cache.h"
   #include <xtime 1.h>
   /* definition and variable for time measurement */
   #define CPU FREQ HZ
                               XPAR CPU CORTEXA9 CORE CLOCK FREQ HZ
                               XPAR XSCUTIMER @ DEVICE ID
   #define TIMER DEVICE ID
   #define TIMER LOAD VALUE
                               ØxFFFFFFF
   #define TIMER PRE SCALE
   #define TIME PER TICK
                               ((float)2.0*(TIMER PRE SCALE+1)/CPU FREQ HZ)
  typedef struct {
       unsigned int uiCount;
       unsigned int uiSuccess;
       u64
                    ullMax;
       u64
                    ullMin;
                    ullTotal:
       u64
   | BENCHMARK STATISTICS;
  typedef struct {
        /* input */
       char
                    *pName;
       unsigned int uiTestRounds;
       unsigned int (*initializor)(unsigned int uiParam0, unsigned int uiParam1, unsigned int uiParam2, unsigned int uiParam3);
                     (*benchmarker)(float * __restrict, float * __restrict, unsigned int uiParam2, unsigned int uiParam3 );
       unsigned int uiParam[4];
       unsigned int uiRetCode;
       unsigned int (*validator)(unsigned int uiParam0, unsigned int uiParam1, unsigned int uiParam2, unsigned int uiParam3);
       BENCHMARK STATISTICS stat:
   }BENCHMARK CASE;
   extern void statistics print(BENCHMARK STATISTICS *p);
    extern int run benchmark single(BENCHMARK CASE *pBenchmarkcase);
   #endif /* BENCHMARKING H */
```



☐ Source code: benchmarking.c

```
💼 system.xml
                                 system.mss
                                                                    *main.c
                                                                                               🕼 benchmarking.c 🛭 🔌
                                                                                                                                               benchmarking.h
    ⊕ copyright (c) 2017 SoC Design Laboratory, Konkuk University, South Konea∏
        #include <stdlib.h>
       #include <stdio.h>
        #include "benchmarking.h"
    * benchmark statistics related functions
          ************************
    void statistics init(BENCHMARK STATISTICS *p)
                p->uiCount=0;
                p->ullMax=0;
                p->ullMin=0xFFFFFFFFFFFFF;
                p->ullTotal=0;
    ■ void statistics_add(BENCHMARK_STATISTICS *p, u64 ullTickUsed)
                if(ullTickUsed < p->ullMin)
                                                                                   p->ullMin = ullTickUsed;
                p->ullTotal += ullTickUsed;
                p->uiCount++;
      }
    @ u64 statistics_avg(BENCHMARK_STATISTICS *p)
                return (p->ullTotal)/(p->uiCount); /* unit: tick */
    ⊕ u64 statistics filtered avg(BENCHMARK STATISTICS *p)
                return (p->ullTotal-p->ullMax-p->ullMin)/(p->uiCount-2); /* unit: tick */
    void statistics_print(BENCHMARK_STATISTICS *p)
                                                                                                          Average, Eltr Avg, Fltr_Avg(us)\r\n");
                printf("%2u,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121lu,%121
        extern void XTime_SetTime(XTime Xtime);
        extern void XTime GetTime(XTime *Xtime);
     _ /***********<del>-</del>
```

☐ Source code: benchmarking.c (cont'd)

```
🖟 *benchmarking.c 🛭 🗎
💼 system.xml
                                    👔 system.mss
                                                                         *main.c
                                                                                                                                                            benchmarking.h
                  printf("%2u,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12llu,%12l
         extern void XTime SetTime(XTime Xtime);
         extern void XTime GetTime(XTime *Xtime);
            * benchmark related functions
            *********************
    int run_benchmark_single(BENCHMARK_CASE *pBenchmarkcase)
                  int iStatus;
                  u64 ullCntValue1, ullCntValue2;
                  BENCHMARK_STATISTICS *pStat=&(pBenchmarkcase->stat);
                  int i;
                  //unsigned int uiResult:
                  unsigned int uiSuccess=0;
                  statistics init(pStat);
                  for(i=0;i<pBenchmarkcase->uiTestRounds;i++)
                            pBenchmarkcase->initializor(pBenchmarkcase->uiParam[0], pBenchmarkcase->uiParam[1], pBenchmarkcase->uiParam[2], pBenchmarkcase->uiParam[3]);
                            Xil DCacheFlush();
                            ullCntValue1 = 0;
                            XTime_SetTime(0L);
                            pBenchmarkcase->uiRetCode = pBenchmarkcase->benchmarkcase->uiPanam[0], pBenchmarkcase->uiPanam[1], pBenchmarkcase->uiPanam[2], pBenchmarkcase->uiPanam[3]);
                            XTime_GetTime(&ullCntValue2);
                            statistics_add(pStat, ullCntValue2 - ullCntValue1);
                            uiSuccess += pBenchmarkcase->validator(pBenchmarkcase->uiParam[3], pBenchmarkcase->uiParam[1], pBenchmarkcase->uiParam[2], pBenchmarkcase->uiParam[3]);
                  pStat->uiSuccess = uiSuccess;
                  return 0;
```

☐ Output in the Console

```
Benchmarking starting-
CPU_FREQ_HZ=666666687, TİMER_FREQ_HZ=3333333343
Case O: Vector addition
                                                          Fltr_Avg(us)
Μr,
            Hax,
                         Hin,
                                   Average,
                                               Fltr Avg.
           3790,
                                                                 11.316
                        3749.
                                      3772,
                                                   3772,
Case 1: Vector addition restrict
           iax,
Mr,
                         Hin,
                                   Average,
                                               Fltr Avg.
                                                          Fltr_Avg(us)
           3739,
                        3648,
                                      3707,
                                                   3711,
                                                                 11.133
Case 2: Vector addition assembly
                                   Average,
                                                          Fltr_Avg(us)
                                               Fltr Avg,
Νr,
            Hax,
                         Hin,
           3742,
                        3631.
                                      3674,
                                                   3671,
                                                                 11.013
   -Benchmarking Complete-
```

References

- □ NEON programmer's guide, version 1.0 (Chapter 3, Appendix C)
- Boost software performance on ZYNQ-7000 AP SoC with NEON, Xilinx, June 2014.