
[Microprocessor Applications]

Lab 1: Board Test

Chester Sungchung Park

SoC Design Lab, Konkuk University

Webpage: <http://soclabor.konkuk.ac.kr>


Outline

□ Introduction

□ Board test


- Vivado
 - ✓ Creating projects
 - ✓ Creating block designs
 - ✓ Generating bitstream
- SDK (SW Development Kit)
 - ✓ Running C applications

What's Together w/ ZYBO



- ① ZYBO Z7-20 (Z7-10)
- ② USB-A to Micro-USB-B Cable
- ③ ZYBO Board Soft Case
- ④ ZYBO Board Hard Case

Connecting to ZYBO



- ❑ Connect J12 (USB-UART port) to the PC using the Micro USB cable.

Creating Projects

□ Run the Vivado


- From the Windows desktop, double-click the '***Vivado 2017.4***' icon.



Creating Projects

❑ Get Started


- Click '*Create Project*'



Creating Projects

❑ Create a New Vivado Project


- Click '**Next**'



Creating Projects

❑ Enter Project Name

- Type '**Project name**' and choose '**Project location**'
- Click '**Next**'



New Project

Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name: project_1

Project location: C:/Users/user/Desktop

☒ Create project subdirectory


Project will be created at: C:/Users/user/Desktop/project_1

? < Back Next > Finish Cancel

Creating Projects

❑ Choose Project Type


- Click '**RTL Project**' and then click '**Next**'



Creating Projects

□ Add Sources


- Click '**Next**'



Creating Projects

❑ Add Constraints


- Click '**Next**'



Creating Projects

❑ Choose Default Part


- Select the '**Boards**'
- Search for the '**zybo**'
- Select the '**Zybo Z7-20**' or '**Zybo Z7-10**'
- Click '**Next**'



Creating Projects

❑ Check New Project Summary

- Click '**Finish**'



Creating Block Designs

❑ Create Block Design

- Click '**Create Block Design**'
- Type '**Design name**' and then click '**OK**'

The screenshot displays the Vivado 2017.4 software interface. On the left, the 'PROJECT MANAGER' pane shows the 'Create Block Design' option under the 'IP INTEGRATOR' section, highlighted with a red box and a red number '1'. The main workspace shows the 'Project Summary' and 'Board Part' details for a project named 'Hello_Zybo'. A 'Create Block Design' dialog box is open in the foreground, prompting the user to specify the name of the block design. The 'Design name' field is set to 'design_1'. The 'Directory' is set to '<Local to Project>' and the 'Specify source set' is set to 'Design Sources'. The 'OK' button is highlighted with a red box and a red number '2'. The 'Cancel' button is also visible.

Flow Navigator

PROJECT MANAGER - Hello_Zybo

Sources

Design Sources

Constraints

Simulation Sources

sim_1

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Settings Edit

Project name: Hello_Zybo

Project location: C:/Users/user/Desktop/Hello_Zybo

Product family: Zynq-7000

Project part: Zybo Z7-10 (xc7z010clg400-1)

Top module name: Not defined

Target language: Verilog

Simulator language: Mixed

Board Part

Display name: Zybo Z7-10

Board part name: diligentinc.com:zybo-z7-10:part0:1.0

Connectors:

Repository path: C:/Xilinx/Vivado/2017.4/data/boards/board_files

URL: <http://www.digilentinc.com>

Board overview: Zybo Z7-10

Synthesis

Status: Not started

Messages: No errors or warnings

Create Block Design

Please specify name of block design.

Design name: design_1

Directory: <Local to Project>


Specify source set: Design Sources

OK Cancel

Creating Block Designs


❑ Add Processing System

- Click the '+' (*Add IP Button*) and then type 'zynq' in the search field
- Double-click '**ZYNQ7 Processing System**'



Creating Block Designs


- ❑ Make external connection
 - Click '*Run Block Automation*'



Creating Block Designs

❑ Make external connection (cont'd)


- Click '*processing_system7_0*' > 'OK'



Creating Block Designs

□ Make connections


- Connect '***FCLK_CLK0***' with '***M_AXI_GP0_ACLK***'



Creating Block Designs

❑ Validate Design

- Right-click and then click '*Validate Design*'



Creating Block Designs

□ Generate Output Products


- Select the '**Design Sources**' tab and then right-click the block diagram
- Click '**Generate Output Products**' > '**Generate**'

The screenshot illustrates the process of generating output products in Vivado 2017.4. The main window shows the 'BLOCK DESIGN - design_1' project. The 'Sources' tab is active, and the 'design_1 (design_1.bd)' file is selected. A right-click context menu is open over the block diagram, with 'Generate Output Products...' highlighted. The 'Generate Output Products' dialog box is displayed on the right, showing the following output products will be generated: design_1.bd (OOC per IP), Synthesis, Implementation, and Simulation. The 'Synthesis Options' section shows 'Out of context per IP' selected. The 'Run Settings' section shows 'Number of jobs' set to 4. The 'Generate' button is highlighted.

Creating Block Designs

❑ Create HDL Wrapper




- Select the '**Sources**' tap and then right-click '**design_1**'
- Click '**Create HDL Wrapper**' > '**OK**'



Generating Bitstream

□ Generate Bitstream


- Click '**Generate Bitstream**' at the bottom of the Flow Navigator.
- Click '**Yes**' > '**OK**'



Generating Bitstream

□ Generate Bitstream (cont'd)



- Once the Bitstream Generation ends, choose ***'Open Implemented Design' > 'OK'***



Generating Bitstream

❑ Export Hardware for SDK



- Open the '**File**' menu and choose '**Export**' > '**Export Hardware**'
- Click '**Include bitstream**' > '**OK**'



Generating Bitstream

❑ Launch SDK


- Open the '**File**' menu and then click '**Launch SDK**' > '**OK**'



Running C Applications

❑ Create a C application project


- Click '**File**' > '**New**' > '**Application Project**'



Running C Applications


❑ Create a C application project (cont'd)

- Type **<your project name>** in the Project name field
- The **'Board Support Package'** field can be set up to use an existing BSP or a new BSP can be created based on the project name. (Do not modify)




Running C Applications

- ❑ Create a C application project (cont'd)
 - Select '***Hello World***' from the template list
 - Click '***Finish***'



Running C Applications

□ Review the source code '*helloworld.c*'




Running C Applications

❑ Power on the ZYBO

❑ Run the Tera Term



- From the Window desktop, double-click the '**Tera Term**' icon.
- Select '**Serial**' > '**COM(x): USB Serial Port(COM(x))**' and then click '**OK**'



Running C Applications

❑ Set up serial port



- Open the '**Setup**' menu and then click '**Serial port**'
- Set '**Baud Rate**' to **115200** and then click '**OK**'



Running C Applications

❑ Program FPGA


- Open the '**Xilinx**' menu and then click '**Program FPGA**'
- Click '**Program**'



Running C Applications


❑ Run the application

- Open the '**Run**' > '**Run As**' menu and then click '**Launch on Hardware (System Debugger)**'



Running C Applications


- ❑ Run the application (cont'd)
 - Check the output on '*Tera Term*'
 - ✓ You should see 'Hello World' as shown below.



Running C Applications

❑ Modify the application


- Right-click '**print**' in '**helloworld.c**' and then click '**Open Declaration**'



Running C Applications

❑ Modify the application (cont'd)

- Add '*ptr++;*' at the end of the function.




```
system.hdf system.mss helloworld.c print.c x
/* print.c -- print a string on the output device.
/*
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
#ifdef STDOUT_BASEADDRESS
    while (*ptr != (char8)0) {
        outbyte (*ptr);
        ptr++;
        ptr++;
    }
#else
    (void)ptr;
#endif
}
```

Running C Applications


❑ Modify the application (cont'd)

- Click '**File > Save All**'
- Check '**Build finished**' on the '**Build Console**'



Running C Applications

- ❑ Run the application
 - Follow pp. 34~35 of this lab workbook



Appendix

☐ Rerun the application

- When you need to rerun the existing application after shutting down Vivado/SDK, you don't have to repeat all the steps shown in this lab workbook.
- You should simply follow p. 25 and pp. 30~38 of this lab workbook