[Microprocessor Applications] Lab 3: NEON Programming

Chester Sungchung Park (박성정)

SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr



Outline

- ☐ Creating C Applications
- ☐ Running C applications
- ☐ Debugging C Applications
- Optimizing C applications
- ☐ Programming assembly codes

Creating C Applications

- ☐ Repeat the previous steps
 - Follow pp. 4~7 of the following lab workbook:
 Lab_MP2022_2_work.pdf
 - Add the source files by those attached below.
 - ✓ main.c.1, benchmarking.c, benchmarking.h







main.c.1


benchmarking.c


benchmarking.h

☐ Check the source files


Expand < your project name > to
see all of the source files that are part
of this project by clicking the 'src' icon.

Double-click the <file names> to open them.





- ☐ Set up the '-Im library'
 - Project must have '-Im library' to use 'math.h' header file.
 - Right-click 'your project name' in 'Project Explorer' > 'Properties'



- ☐ Set up the '—Im library' (cont'd)
 - Click 'C/C++ Build' > 'Settings' > 'ARM gcc linker' > 'libraries' > 'add'
 - Add the value 'm'

Design LAB -

 Click 'OK'. type filter text Settings Resource click Configuration: Debug [Active] ▼ Manage Configurations... C/C++ Build Discovery Options Build Artifact 🗟 Binary Parsers 🔕 Error Paetick (add) ▼ Tool Settings
 Puild Steps
 ■ Build Steps
 ■ Settings Click ARM gcc assembler General C/C++ General ■ MRM gcc compiler Symbols Project References Warnings Refactoring History Run/Debug Settings Optimization Debugging Profiling Directories Miscellaneous Enter Value ▲ Main Inferred Options Software Platform click Processor Options Libraries (-l) 4 個 個 個 個 Linker Script Inferred Options Software Platform click OK Cancel click Cancel System-on-a-Chip

- ☐ Review the source code: 'main.c'
 - 1 Input a sequence
 - ② Call 'add_int()'
 - 3 Measure execution time
- Review the remaining source codes: 'benchmarking.h' & 'benchmarking.c'

```
int main()
    unsigned int i = 0;
    int n = N;
    BENCHMARK CASE *pBenchmarkCase;
    BENCHMARK STATISTICS *pStat;
    printf("----Benchmarking starting----\r\n");
    printf("CPU FREQ HZ=%d, TIMER FREQ HZ=%d\r\n",
            CPU FREQ HZ, CPU FREQ HZ/2/(TIMER PRE SCALE+1));
    b = address1;
    for(i=0;i<N;i++)</pre>
        b[i]=0;
    a = b + (N+1); //address
(2) add_int(a,b,n,x); //1
    xil printf("=== 1 ===\r\n");
    for(i = 0; i<N; i++)</pre>
        xil_printf(" %d\r\n",a[i]);
    BENCHMARK CASE BenchmarkCases[NR BENCHMARK CASE] = {
            {"Vector addition", TEST ROUNDS, initializor dummy, add int,
            {(int)a,(int)b,N,x}, 0, validator dummy}
    };
    // Now we can collect the execution time statistics
    for(i=0;i<NR BENCHMARK CASE;i++)</pre>
        pBenchmarkCase = &BenchmarkCases[i];
        pStat = &(pBenchmarkCase->stat);
        printf("Case %d: %s\r\n", i, pBenchmarkCase->pName);
        run benchmark single(pBenchmarkCase);
        statistics print(pStat);
    printf("----Benchmarking Complete----\r\n");
    return 0:
```

☐ Repeat the previous steps

- Follow pp. 30~34 of the following lab workbook:
 Lab_MP2022_1_work.pdf
- Check the output on 'Tera Term'
 - ✓ Measure the execution time

- Nr: Function execution count.
- Max: The longest time in the function execution count. (unit: cycles)
- Min: The shortest time in the function execution count. (unit: cycles)
- Average: Average time except Max and Min. (unit: cycles)
- Fltr_Avg: Average / TIMER_FREQ_HZ (unit: usecs)



Debugging C Applications

- ☐ Repeat the previous steps
 - Follow pp. 14~19 of the following lab workbook:
 Lab_MP2022_2_work_r1.pdf

Debugging C Applications

☐ Review the disassembly


- Check how efficiently the assembly code runs
- Figure out how to speed up the assembly code

```
add int:
00100a10:
            push
                     {r11}
                    r11, sp, #0
00100a14:
00100a18:
                     sp, sp, #28
                     r0, [r11, #-16]
00100a1c:
00100a20:
            str
                     r1, [r11, #-20]
00100a24:
            str
                     r2, [r11, #-24]
                     r3, [r11, #-28]
00100a28:
00100a2c:
                     r3, #0
            mov
00100a30:
                     r3, [r11, #-8]
00100a34:
            b
                             ; addr=0x00100a74: add int + 0x00000064
                     r3, [r11, #-8]
00100a38:
00100a3c:
                     r3, r3, #2
00100a40:
                     r2, [r11, #-16]
00100a44:
                     r3, r2, r3
                    r2, [r11, #-8]
00100a48:
00100a4c:
                     r2, r2, #2
00100a50:
            ldr
                     r1, [r11, #-20]
                     r2, r1, r2
00100a54:
00100a58:
                     r1, [r2]
                     r2, [r11, #-28]
00100a5c:
                    r2, r1, r2
00100a60:
00100a64:
                     r2, [r3]
                     r3, [r11, #-8]
00100a68:
00100a6c:
            add
                     r3, r3, #1
00100a70:
                     r3, [r11, #-8]
                    r3, [r11, #-24]
00100a74:
00100a78:
            bic
                     r2, r3, #3
00100a7c:
            ldr
                     r3, [r11, #-8]
00100a80:
            cmp
                     r2, r3
00100a84:
            bhi
                             ; addr=0x00100a38: add_int + 0x00000028
00100a88:
00100a8c:
            sub
                     sp, r11, #0
00100a90:
                     {r11}
00100a94:
                     1r
```

- ☐ Set the compiler optimization level to -O3
 - -O0: No optimization is performed.
 - -O1: Enables the most common forms of optimization that do not require decisions regarding size or speed.
 - -O2: Enables further optimizations, such as instruction scheduling.
 - -O3: Enables more aggressive optimizations, such as aggressive function inlining, and it typically increases speed at the expense of image size. Moreover, this option enables -ftree-vectorize, causing the compiler to attempt to automatically generate NEON code.
 - Os: Selects optimizations that attempt to minimize the size of the image, even at the expense of speed.



- ☐ Repeat the previous steps
 - Follow p. 23 of the following lab workbook:
 - Lab_MP2022_2_work_r1.pdf






☐ Set the FPU to NEON

Select 'Miscellaneous' and then modify the '-

mfpu' flag

Click 'OK'



☐ Run the application

- Click the 'Run As' icon to run the application again
- Check the output on 'Tera Term'.

ina Complete

✓ Compare the outputs and check the performance gain.

```
File Edit Source Refactor Navigate Search Project Run Xilinx Window Help

----Benchmarking starting----

CPU_FREQ_HZ=666666687, TIMER_FREQ_HZ=3333333343

=== 1 ===

1

Case 0: Vector addition
Nr, Max, Min, Average, Fltr Avg, Fltr_Avg(us)
10, 3714, 3654, 3681, 3680, 11.040
```



- ☐ Review the disassembly
 - 1 Check on loop-carried dependency.
 - ② Four 32-bit additions per loop (no dependence)
 - 3 One 32-bit addition per loop

```
001007ec:
            bics
                     r2, r2, #3
 001007f0:
 001007f4:
                     {r4,r5,r6,r7,r8,lr}
 001007f8:
                     r12, r0, #16
                     lr, r1, #16
 001007fc:
 00100800:
                     r1, r12
                     r0, lr
                     lr, #1
 99199898
 00100810:
                     lr, lr, #1
 00100818:
 0010081c:
                     lr, #0
 00100820:
                     +220
                             ; addr=0x00100904: add int + 0x00000118
 00100824:
                     r12, r1, #2, #1
             shfx
 00100828:
                     r12, r12, #3
 0010082c:
                     +200
                             ; addr=0x001008fc: add_int + 0x00000110
                     lr, [r1]
 00100834:
                     r12, #1
 00100838:
                     lr, lr, r3
 0010083c:
                     lr, [r0]
                             : addr=0x001008fc: add int + 0x00000110
                     r12, r12, #2
0010086c:
            sub
                     r4, r7, #4
00100870:
00100874:
            vdup.32 q9, r3
00100878:
                     r4, r4, #2
0010087c:
                     r6, r1, r12
                     r5, #0
00100880:
00100884:
                     r4, r4, #1
00100888:
                     r12, r0, r12
0010088c:
                     r8, r4, #2
00100890:
            vld1.64 {d16,d17}, [r6@64]
00100894:
                     r5, r5, #1
                                                              (2)
00100898:
            vadd.i32 q8, q9, q8
0010089c:
                     r4, r5
001008a0:
                     r6, r6, #16
001008a4:
            vst1.32 {d16,d17}, [r12]
001008a8:
                     r12, r12, #16
                             : addr=0x00100890: add int + 0x0000000a4
001008ac:
                     r7, r8
001008b0:
            CMD
001008b4:
            add
                     r12, lr, r8
                     {r4,r5,r6,r7,r8,pc}
                     r12, r5, #2
00100998:
                     r1, r1, r12
0010099c:
001009a0:
                     r0, r0, r12
                     r12, [r1], #+4
001009a4:
001009a8:
                     r5, r5, #1
                                                               (3)
001009ac:
            cmp
                     r2, r5
                     r12, r3, r12
001009b0:
                     r12, [r0], #+4
001009b4:
                             ; addr=0x001009a4: add_int + 0x000001b8
001009b8:
001009bc:
                     {r4,r5,r6,r7,r8,pc}
```

■ Modify the C application

Design LAB -

• Such that the number of iterations is 'multiple of 4'

```
void add_int(int *pa, int *pb, unsigned int n, int x)
{
    unsigned int i;
    for (i = 0; i<(n); i++)
    {
        pa[i] = pb[i] + x;
    }
}</pre>
void add_int(int *pa, int *pb, unsigned int n, int x)

{
    unsigned int i;
    for (i = 0; i<(n&~3); i++)
        pa[i] = pb[i] + x;
    }
}
```

- Click the 'Run As' icon to run the application
- Check the output on 'Tera Term'.
 - ✓ Compare the outputs and check the performance gain.

16


- ☐ Review the disassembly again
 - 1 Check on loop-carried dependency.
 - ② Four 32-bit additions per loop (no dependence)
 - 3 One 32-bit addition per loop
 - ✓ It never runs. Why?

```
001007ec:
            bics
                     r2, r2, #3
 001007f0:
                                                               (1)
 001007f4:
                     {r4,r5,r6,r7,r8,lr}
 001007f8:
                     r12, r0, #16
                     lr, r1, #16
 001007fc:
 00100800:
                     r1, r12
                     r0, lr
                     lr, #1
 99199898
 0010080c:
 00100810:
                     r2, #9
 00100814:
                     lr, lr, #1
 00100818:
             andhi
 0010081c:
                     lr, #0
 00100820:
                     +220
                             ; addr=0x00100904: add_int + 0x00000118
                     r12, r1, #2, #1
 00100824:
             shfx
 00100828:
                     r12, r12, #3
 0010082c:
                     +200
                             ; addr=0x001008fc: add_int + 0x00000110
 00100830:
                     lr, [r1]
 00100834:
                     r12, #1
 00100838:
                     lr, lr, r3
                     lr, [r0]
 0010083c:
                             ; addr=0x001008fc: add int + 0x00000110
 00100840:
                     r12, r12, #2
0010086c:
            lsl
99199879:
            sub
                     r4, r7, #4
00100874:
            vdup.32 q9, r3
00100878:
                     r4, r4, #2
0010087c:
                     r6, r1, r12
                     r5, #0
00100880:
00100884:
                     r4, r4, #1
00100888:
                     r12, r0, r12
0010088c:
                     r8, r4, #2
00100890:
            vld1.64 {d16,d17}, [r6@64]
                     r5, r5, #1
00100894:
                                                              (2)
00100898:
            vadd.i32 q8, q9, q8
0010089c:
                     r4, r5
001008a0:
                     r6, r6, #16
001008a4:
            vst1.32 {d16,d17}, [r12]
001008a8:
                     r12, r12, #16
                              : addr=0x00100890: add int + 0x0000000a4
001008ac:
                     r7, r8
001008b0:
            CMD
001008b4:
            add
                     r12, lr, r8
                     {r4,r5,r6,r7,r8,pc}
00100998:
            lsl
                     r12, r5, #2
                     r1, r1, r12
0010099c:
001009a0:
                     r0, r0, r12
                     r12, [r1], #+4
001009a4:
                     r5, r5, #1
001009a8:
                                                                (3)
001009ac:
            cmp
                     r2, r5
                     r12, r3, r12
001009b0:
                     r12, [r0], #+4
001009b4:
                              ; addr=0x001009a4: add int + 0x000001b8
001009b8:
001009bc:
                     {r4,r5,r6,r7,r8,pc}
```

□ Overwrite the following file ('main.c') into the

'src' folder.





- Review the source code: 'main'
 - 1) Input a sequence
 - ② Call 'add_int()'
 - ③ Call 'add_int_restrict()'
 - 4 Compare the outputs
 - 5 Measure the execution times 2

```
void add_int_restrict(int *__restrict__ pa, int *__restrict__ pb, unsigned int n, int x)
{
    unsigned int i;
    for (i = 0; i<(n&~3); i++)
        {
            pa[i] = pb[i] + x;
        }
}</pre>
```

```
int main()
     unsigned int i = 0;
     int n = N;
    BENCHMARK CASE *pBenchmarkCase;
    BENCHMARK STATISTICS *pStat;
     printf("----Benchmarking starting----\r\n");
    printf("CPU FREQ HZ=%d, TIMER FREQ HZ=%d\r\n",
             CPU FREQ HZ, CPU FREQ HZ/2/(TIMER PRE SCALE+1));
     b = address1;
     b rest = address2;
     for(i=0;i<N;i++)</pre>
         b[i]=0;
         b rest[i] = 0;
     x = 1;
    x_rest = 1;
     a_rest = b_rest + (N+1); //address
    add int(a,b,n,x); //1
     add int restrict(a rest,b rest,n,x rest); //
    xil printf("=== 1 2 ===\r\n");
     for(i = 0; i<N; i++)</pre>
         xil printf(" %d %d \r\n",a[i], a rest[i]);
5 BENCHMARK_CASE BenchmarkCases[NR_BENCHMARK_CASE] = {
             {"Vector addition", TEST_ROUNDS, initializor_dummy,
               add_int, {(int)a,(int)b,N,x}, 0, validator_dummy},
             {"Vector addition restrict", TEST_ROUNDS, initializor_dummy, add_int_restrict, {(int * restrict_)a_rest,(int * restrict_)b_rest,
               N,x rest}, 0, validator dummy}
     // Now we can collect the execution time statistics
     for(i=0;i<NR_BENCHMARK_CASE;i++)</pre>
         pBenchmarkCase = &BenchmarkCases[i];
         pStat = &(pBenchmarkCase->stat);
         printf("Case %d: %s\r\n", i, pBenchmarkCase->pName);
         run benchmark single(pBenchmarkCase);
         statistics print(pStat);
    printf("----Benchmarking Complete----\r\n");
     return 0;
```

☐ Run the application

- Click the 'Run As' icon to run the application again
- Check the output on 'Tera Term'.
 - ✓ Compare the outputs and check the performance gain.




- ☐ Review the disassembly
 - 1 Check on double word boundary.
 - 2 One ~ Four 32-bit addition
 - 3 Four 32-bit additions per loop

```
add int restrict:
001009cc:
           hics
                    r2, r2, #3
001009d0:
                    r12, r1, #2, #1
001009d8:
                    {r4,r5,r6,r7,r8,lr}
001009dc:
                    r12, r12, #3
                    r12, r2
001009e8:
                    r2, #4
991999ec
                   lr, r2
            movls
                            ; addr=0x00100afc: add_int_restrict + 0x00000130
001009f0:
            bhi
001009f4:
001009f8:
                    lr, #1
001009fc:
                    r12, r12, r3
00100a00:
                    r12, [r0]
00100a04:
                           ; addr=0x00100af4: add int restrict + 0x00000128
00100a08:
                    r12, [r1, #+4]
00100a0c:
                   lr, #2
00100a10:
                   r12, r12, r3
00100a14:
00100a18:
                    +212 ; addr=0x00100af4: add int restrict + 0x00000128
00100a1c:
                    r12, [r1, #+8]
00100a20:
                    lr, #4
00100a24:
                    r12, r12, r3
00100a28:
                    r12, [r0, #+8]
00100a2c:
                    r12, #3
00100a30:
                    r4, [r1, #+12]
00100a34:
           moveq
                    r12, lr
00100a38:
           addea
                   r4, r4, r3
00100a3c:
                   r4, [r0, #+12]
00100a40:
                           : addr=0x00100af0: add int restrict + 0x00000124
99199a44:
00100a48:
                    r6, r2, lr
00100a4c:
                    r5, r2, #1
                                                                    (3)
00100a50:
                    r4, r6, #4
                    r5, r5, lr
00100a54:
                    r4, r4, #2
00100a58:
00100a5c:
                    r5, #2
00100a60:
           add
                    r4, r4, #1
00100a64: lsl
                    r8, r4, #2
                    +60 ; addr=0x00100aac: add int restrict + 0x0000000e0
00100a6c:
                    lr, lr, #2
00100a70:
           vdup.32 q9, r3
00100a74:
                    r7, #0
                    r5, r1, lr
00100a78:
00100a7c:
            add
                    lr, r0, lr
00100a80:
           vld1.64 {d16,d17}, [r5@64]
00100a84:
                    r7, r7, #1
00100a88:
            vadd.i32 q8, q9, q8
00100a8c:
                    r4, r7
                    r5, r5, #16
00100a90:
            add
00100a94:
           vst1.32 {d16,d17}, [lr]
                    lr, lr, #16
00100a98:
00100a9c:
           bhi
                    -36
                           ; addr=0x00100a80: add int restrict + 0x000000b4
00100aa0:
                    r6, r8
                    r12, r12, r8
                   {r4,r5,r6,r7,r8,pc}
```


□ Overwrite the following file ('main.c') into the

'src' folder.







- ☐ Add an assembly source code
 - Click 'src' > 'New' > 'Source File'.
 - Type 'vector_add_assembly.s' (using a file extension '.s') and then click 'OK'






- ☐ Add an assembly source code (cont'd)
 - Register/memory setting









- Review the source code: 'main()'
 - 1 Input a sequence
 - ② Call 'add_int()'
 - ③ Call 'add_int_restrict()'
 - 4 Call 'add_int_assembly()'
 - **5** Compare the outputs
 - 6 Measure the execution

times

```
unsigned int i = 0;
int n = N;
BENCHMARK CASE *pBenchmarkCase;
BENCHMARK STATISTICS *pStat;
printf("----Benchmarking starting----\r\n");
printf("CPU_FREQ_HZ=%d, TIMER_FREQ_HZ=%d\r\n",
        CPU_FREQ_HZ, CPU_FREQ_HZ/2/(TIMER_PRE_SCALE+1));
b_rest = address2;
b asm = address3;
for(i=0;i<N;i++)</pre>
    b[i] = 0;
    b_rest[i] = 0;
    b_asm[i] = 0;
x = 1:
x_rest = 1;
x asm = 1;
a = b + (N+1);
a rest = b rest + (N+1); //address (not overlap)
a_asm = b_asm + (N+1); //address (not overlap)
add_int(a,b,n,x); //1
add int restrict(a rest,b rest,n,x rest); //2
 add_int_assembly(a_asm,b_asm,n,x_asm); //3
xil printf("=== 1 2 3 ===\r\n");
for(i = 0; i<N/(N>>2); i++)
    xil_printf(" %d %d %d \r\n",a[i], a_rest[i], a_asm[i]);
BENCHMARK_CASE BenchmarkCases[NR_BENCHMARK_CASE] = {
        {"Vector addition", TEST ROUNDS, initializor dummy,
          add_int, {(int)a,(int)b,N,x}, 0, validator_dummy},
        {"Vector addition restrict", TEST_ROUNDS, initializor_dummy,
          add_int_restrict, {(int *_restrict_)a_rest,(int *_restrict_)b_rest,
          N,x_rest}, 0, validator_dummy},
        {"Vector addition assembly", TEST ROUNDS, initializor dummy,
          add_int_assembly, {(int)a_asm,(int)b_asm,N,x_asm}, 0, validator_dummy}
// Now we can collect the execution time statistics
for(i=0;i<NR BENCHMARK CASE;i++)</pre>
    pBenchmarkCase = &BenchmarkCases[i];
    pStat = &(pBenchmarkCase->stat);
    printf("Case %d: %s\r\n", i, pBenchmarkCase->pName);
    run benchmark single(pBenchmarkCase);
    statistics_print(pStat);
printf("----Benchmarking Complete----\r\n");
```

- ☐ Set the FPU to NEON for assembly file (*.s)
 - Right-click 'vector_add_assembly.c' > 'Properties'
 - Select 'Settings' > 'ARM v7 gcc assembler' and then modify the '-mfpu' flag
 - Click 'Apply' > 'OK'





26

☐ Run the application

- Click the 'Run As' icon to run the application again
- Check the output on 'Tera Term'
 - ✓ Compare the outputs and check the performance gain.

```
---Benchmarking starting----
PU_FREQ_HZ=66666687, TIMER_FREQ_HZ=333333343
 se O: Vector addition
                                                  Fltr Avg, Fltr_Avg(us)
                                     Average,
                           Hin,
                                        3772.
                                                       3772.
Case 1: Vector addition restrict
                                     Average,
                           Hin.
                                                  Fltr Avg, Fltr_Avg(us)
                          3648,
                                        3707,
Case 2: Vector addition assembly
                                     Average,
                                                  Fltr Avg, Fltr_Avg(us)
                           Hin,
           3742,
                                         3674.
    Benchmarking Complete--
```



- ☐ Review the disassembly
 - Check the difference from the hand-coded assembly code

```
system.hdf
                             c main.c s vector_add_assembly.s ⊠
              system.mss
         Author: SeungYeop Han (SoC Design Lab)
  .text
  .syntax unified
  .align 4
  .global add int assembly
  r0: address of pa
  r1: address of pb
  r2: n
  r3: x
  r4: i
  r5: iterator of pa
  r6: iterator of pb
  add int assembly:
```

```
Enter location here

Refresh View Go to Program Counter

00100b14: andeq r0, r0, r0
00100b1c: andeq r0, r0, r0
add_int_assembly:
```

■ Modify the C application

Such that the memory regions overlap with each other

```
x = 1;
x_rest = 1;
x_asm = 1;
a = b + (N+1);
a_rest = b_rest + (N+1); No overlapping
a_asm = b_asm + (N+1); //address (N+1);
add_int(a,b,n,x); //1
add_int_restrict(a_rest,b_rest,n,x_rest); //2
add_int_assembly(a_asm,b_asm,n,x_asm); //3
```



```
x = 1;
x_rest = 1;
x_asm = 1;


a = &b[1];
a_rest = &b_rest[1];
a_asm = &b_asm[1];

add_int(a,b,n,x); //1

add_int_restrict(a_rest,b_rest,n,x_rest); //2
add_int_assembly(a_asm,b_asm,n,x_asm); //3
```

☐ Run the application

- Click the 'Run As' icon to run the application again
- Check the output on 'Tera Term'
 - ✓ Compare the outputs and figure out why they differ from one another



Demo

☐ Modify the C application and run it to check the answer to the following question.

Consider an ARM assembly program segment below.

```
add int PROC
          BICS
                    r12, r2, #3
          BEO
                    label2
          VDUP.32
                    q1, r3
          LSRS
                    r2, r2, #2
          BEQ
                    label2
label1
         VLD1.32
                    {d0,d1}, [r0]!
         VADD.132 q0, q0, q1
         SUBS
                    r2, r2, #1
         VST1.32
                    {d0,d1}, [r1]!
          BNE
                    label1
label2
          BX
                    Ir
          ENDP
```

Provide an appropriate **hexadecimal** <u>value</u> (e.g., 0x0000_0004) of the memory location at **0x1000_1010** assuming that the above program segment has just been run **completely**.

