# [Microprocessor Applications] Lab 1: Board Test

Chester Sungchung Park
SoC Design Lab, Konkuk University

Webpage: <a href="http://soclab.konkuk.ac.kr">http://soclab.konkuk.ac.kr</a>





# **Outline**

- □ Target system
  - Xilinx ZYNQ
  - Avnet ZedBoard
- ☐ Lab1: board test

# **Target Microcontroller**

#### ☐ Xilinx ZYNQ






#### ■ System overview

- Complete ARM-based processing system (PS)
  - ✓ Application processor unit
    - Dual ARM Cortex-A9 processors
    - Caches and support blocks
  - ✓ Fully integrated memory controllers
  - ✓ I/O peripherals
- Tightly integrated programmable logic (PL)
  - ✓ Hardware acceleration
- Flexible array of I/O
  - ✓ Wide range of external multi-standard I/O
  - ✓ High-performance integrated serial transceiver
  - ✓ Analog-to-digital converter inputs




#### ☐ Processing System (PS)





#### ☐ External I/Os





#### □ Specifications


			Cost-Optimized Devices						Mid-Range Devices				
		Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
		Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100	
	Processor Core			Single-Core		D	ual-Core Al	M		Dual-C	ore ARM		
			ARM® Co	rtex™-A9 N	⁄IPCore™	Cor	tex-A9 MP	core		Cortex-A	49 MPCore		
		U	p to 766MH	lz	U	p to 866M	łz	Up to 1GHz <sup>(1)</sup>					
S	F	Processor Extensions	s NEON™ SIMD Engine and Single/D ou						uble Precisi on Floating Point Unit per processor				
Processing System (PS)		L1 Cache	32KB Instruction, 32KB Data per processor										
te		L2 Cache						512KB					
Sys		On-Chip Memory						256KB					
8	Externa	l Memory Support <sup>(2)</sup>					DDR3, [	DR3L, DDR2	LPDDR2				
SSi	External Stati	c Memory Support <sup>(2)</sup>						ad-SPI, NAN	,				
ö		DMA Channels					8 (4	dedicated t	PL)				
풉		Peripherals				2x UAF	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO						
	Peripherals w/ built-in DMA <sup>(2)</sup>		2x USB 2.0 (OTG), 2x Ti -m						a it Ethernet, 2x SD/SDIO				
		Security <sup>(3)</sup>	RSA Authenticat on of First S age Boot Loader,										
		Jecurity	AES and SHA 256b Decryption and Authentication for Secure Boot										
		Processing System to	2x AXI 32b Master, 2x A XI 32b Slave										
	Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)							I 64b/32b N					
			A										
								16 Interrupt					
	7 Series PL Equivalent		Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7	
		Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K	
5	Lo	ook-Up Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400	
<u></u>		Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800	
80	Total Block RAM (# 36Kb Blocks) DSP Slices		1.8Mb	2.5Mb	3.8Mb	2.1Mb	3.3Mb	4.9Mb	9.3Mb	17.6Mb	19.2Mb	26.5Mb	
<u>e</u>			(50)	(72)	(107)	(60)	(95)	(140)	(265)	(500)	(545)	(755)	
ap		66	120	170	80	160	220	400	900	900	2,020		
E	PCI Express®			Gen2 x4	_	- 40//	Gen2 x4		Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8	
<u>a</u>	Analog Mixed Signal (AMS) / XADC <sup>(2)</sup> Security <sup>(3)</sup>		2x 12 bit, MSPS ADC s with up to L7 Differential Inputs AES & SHA 256b Decryption & Authentication for Secure Programmable Logic Config										
Programmable Logic (PL)		,,					entication fo	r Secure Prog		gic Contig	1		
-	Speed Grades	Commercial		-1			-1			-1		-1	
		Extended		-2			-2,-3			-2,-3		-2	
		Industrial		-1, -2			-1, -2, -1L			-1, -2, -2L		-1, -2, -2L	



#### ■ Applications


- Automotive driver assistance, driver information and infotainment
- Broadcast camera
- Industrial motor control, industrial networking and machine vision
- IP and smart camera
- LTE radio and baseband
- Medical diagnostics and imaging
- Multifunction printers
- Video and night vision equipment

#### □ Block diagram







#### ☐ Application Processor Unit (APU)



#### ☐ Application Processor Unit (APU) (cont'd)




#### ☐ Access latency (CPU cycle)



#### □ Address range

Address Range	CPUs and ACP	AXI_HP	Other Bus Masters <sup>(1)</sup>	Notes
	ОСМ	ОСМ	ОСМ	Address not filtered by SCU and OCM is mapped low
0000 0000 to 0003 FFFF(2)	DDR	ОСМ	ОСМ	Address filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF (-)	DDR			Address filtered by SCU and OCM is not mapped low
				Address not filtered by SCU and OCM is not mapped low
0004 0000 to 0007 PPPP	DDR			Address filtered by SCU
0004_0000 to 0007_FFFF				Address not filtered by SCU
0000 0000 to 0000 DEDE	DDR	DDR	DDR	Address filtered by SCU
0008_0000 to 000F_FFFF		DDR	DDR	Address not filtered by SCU <sup>(3)</sup>
0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
4000_0000 to 7FFF_FFFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
8000_0000 to BFFF_FFFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
FC00_0000 to FDFF_FFFF <sup>(4)</sup>	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
BERG ASSA to BERE ERRE(2)	ОСМ	ОСМ	ОСМ	OCM is mapped high
FFFC_0000 to FFFF_FFFF (2)				OCM is not mapped high


#### ■ Interconnect



#### □ Interconnect

Master	Slave	On-chip RAM	DDR Port 0	DDR Port 1	DDR Port 2	DDR Port 3	M_AXI _GP	AHB Slaves	APB Slaves	GPV
CPUs		Х	Х				Х	Х	Х	Х
AXI_ACP		X	X				Х	Х	Х	Х
AXI_HP{0,1}		X				Х				
AXI_HP{2,3}		X			X					
S_AXI_GP{0,1}		Х		Х			Х	Х	Х	
DMA Controller		Х		Х			Х	Х	Х	
AHB Masters		X		Х			Х	Х	Х	
DevC, DAP		Х		Х			Х	Х	Х	

#### ■ DMA controller



- □ Development tools
  - HW: Vivado Design Suites
    - ✓ PS configuration wizard
    - ✓ IP integrator
    - ✓ RTL synthesis, implementation, generate bit stream.
  - SW: Eclipse IDE-based Software Development Kit (SDK)
    - ✓ Project workspace
    - √ C/C++ compiler for the ARM Cortex-A9 processor
    - ✓ Debugger for the ARM Cortex-A9 processor
    - ✓ Instruction Set Simulation

#### ☐ Design flow


#### Vivado



#### **SDK**



**ZYNQ/ZedBoard** 



#### ☐ Design flow (cont'd)

#### **Vivado**

- 1. Launch Vivado
- 2. Create IP block [IP integrator]
- **Configuration PS settings**
- Add IP
- Add Top-Level HDL
- Add Constraints file
- **Add Generate Bitstream**
- 8. Export hardware to SDK

#### SDK

- 9. Specify hardware built from Vivado 10. Add software project & build



This board test will run only the software part (Step 10)

ZYNQ/ZedBoard






# **Target Board**


#### □ Avnet ZedBoard



#### ☐ Block diagram




#### ☐ Block diagram (cont'd)




#### □ Applications

SDR II Evaluation Kit



- ☐ Applications (cont'd)
  - Intelligent Drives Kit




#### □ Design examples @KU

- WiFi baseband modem (SDR II Evaluation Kit)
  - ✓ <a href="https://www.sites.google.com/site/kusocdesignlab/demos/graduationworks2015">https://www.sites.google.com/site/kusocdesignlab/demos/graduationworks2015</a>
- Convolutional neural network for WiFi
  - ✓ <a href="https://www.sites.google.com/site/kusocdesignlab/demos/socforcnn-basedlinkadaptation">https://www.sites.google.com/site/kusocdesignlab/demos/socforcnn-basedlinkadaptation</a>
- Convolutional neural network for image recognition
  - ✓ <a href="https://www.sites.google.com/site/kusocdesignlab/demos/cnnacceleratoronzynq">https://www.sites.google.com/site/kusocdesignlab/demos/cnnacceleratoronzynq</a>


#### Objectives

- Creating a project using SDK
- Running a C application using SDK
- Communicating with the board using UART


- ☐ Design description
  - Showing how to create a simple software design



#### ☐ Block diagram: ZYNQ



☐ Block diagram: UART






□ Address map



☐ Section map



☐ Source code: xparameter.h

```
In xparameters.h ≥ 3
outbyte.c
              xuartps_hw.c
                                xuartps_hw.h
                                                  xil_io.c
 ⊕ * CAUTION: This file is automatically generated by libgen. □
   #include "xparameters_ps.h"
   #define STDIN BASEADDRESS 0xE0001000
   #define STDOUT BASEADDRESS 0xE0001000
                                        Martin Schwicht (1988)
Martin Schwicht
                                                                          h xparameters.h X
                                                            | 🖸 xil_io.c
          📧 outbyte.c
                       📗 🚾 xuartps_hw.c
              #UETINE XPAK_XTTCPS_Z_TTC_CCK_FREQ_NZ IIIIIIIII
              #define XPAR XTTCPS 2 TTC CLK CLKSRC 0
              /* Definitions for driver UARTPS */
              #define XPAR_XUARTPS_NUM_INSTANCES 1
              /* Definitions for peripheral PS7 UART 1 */
              #define XPAR PS7 UART 1 DEVICE ID 0
              #define XPAR PS7 UART 1 BASEADDR 0xE0001000
              #define XPAR PS7 UART 1 HIGHADDR 0xE0001FFF
              #define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 500000000
              #define XPAR PS7 UART 1 HAS MODEM 0
```



☐ Source code: helloworld.c

```
★helloworld.c ⋈ \ a platform.c
                                                            outbyte.c
                                                                          xuartps_hw.c
💼 system.xml
                                                print.c
    * helloworld.c: simple test application
    * This application configures UART 16550 to baud rate 9600.
    * PS7 UART (Zyng) is not initialized by this application, since
    * bootrom/bsp configures it to baud rate 115200
       UART TYPE BAUD RATE
        uartns550 9600
       uartlite Configurable only in HW design
        ps7_uart 115200 (configured by bootrom/bsp)
   #include <stdio.h>
   #include "platform.h"
   void print(char *str);
  □ int main()
       init_platform();
       print("Hello World\n\r");
       return 0;
```

#### ☐ Source code: platform.c

```
💼 system.xml
               *helloworld.c
                                 🍺 *platform.c 🔀
                                                  print.c
                                                               outbyte.c
                                                                             xuartps_hw.c
  ⊖ void
   init uart()
   #ifdef STDOUT IS 16550
       XUartNs550 SetBaud(STDOUT BASEADDR, XPAR XUARTNS550 CLOCK HZ, UART BAUD);
       XUartNs550 SetLineControlReg(STDOUT BASEADDR, XUN LCR 8 DATA BITS);
    #endif
   #ifdef STDOUT IS PS7 UART
       /* Bootrom/BSP configures PS7 UART to 115200 bps */
   #endif
  ⊕ void
   init_platform()
         * If you want to run this example outside of SDK,
         * uncomment the following line and also #include "ps7 init.h" at the top.
         * Make sure that the ps7_init.c and ps7_init.h files are included
         * along with this example source files for compilation.
        /* ps7 init();*/
       enable caches();
       init uart();
```

☐ Source code: print.c

```
helloworld.c
                                *platform.c
                                                🕼 print.c 🖂
                                                              outbyte.c
                                                                             xuartps_hw.c
💼 system.xml
  ⊕ /* print.c -- print a string on the output device. []
     * print -- do a raw print of a string
   #include "xil_printf.h"
  void print(const char *ptr)
   #ifdef STDOUT_BASEADDRESS
     while (*ptr) {
       outbyte (*ptr++);
    #else
   (void)ptr;
   #endif
```

☐ Source code: outbyte.c

```
💼 system.xml
               *helloworld.c
                                *platform.c
                                                print.c
                                                            outbyte.c 🔀
                                                                            xuartps_hw.c
   #include "xparameters.h"
   #include "xuartps hw.h"
   #ifdef cplusplus
   extern "C" {
   #endif
   void outbyte(char c);
   #ifdef __cplusplus
   #endif
  void outbyte(char c) {
        XUartPs_SendByte(STDOUT_BASEADDRESS, c);
                     outbyte.c
                                    xuartps_hw.c
                                                     h xuartps_hw.h
                                                                      xil io.c
                                                                                   h xparameters.h 🔀
                        ● * CAUTION: This file is automatically generated by libgen. □
                         #include "xparameters_ps.h"
                         #define STDIN BASEADDRESS 0xE0001000
                         #define STDOUT BASEADDRESS 0xE0001000
```

#### ☐ Source code: xuartps\_hw.c

```
print.c
*helloworld.c
                *platform.c
                                                        🔯 xuartps_hw.c 🔀
                                                                          🔪 lscript.ld
                                           outbyte.c
   * This function sends one byte using the device. This function operates in
     polled mode and blocks until the data has been put into the TX FIFO register.
               BaseAddress contains the base address of the device.
     (Oparam
               Data contains the byte to be sent.
     (Oрагат
     @return
               None.
     @note
               None.

─ void XUartPs SendByte(u32 BaseAddress, u8 Data)

            * Wait until there is space in TX FIFO
           while (XUartPs IsTransmitFull(BaseAddress));
            * Write the byte into the TX FIFO
           XUartPs WriteReg(BaseAddress, XUARTPS FIFO OFFSET, Data);
                         outbyte.c
                                                       h xuartps_hw.h 器
                                       xuartps hw.c
                                                                         xil io.c
                             #define XUARTPS_MODEMSR_OFFSET  0x28  /**< Modem Status [8:0] */</pre>
                             #define XUARTPS SR OFFSET
                                                        0x2C /**< Channel Status [14:0] */</pre>
                             #define XUARTPS FIFO OFFSET 0x30 /**< FIFO [7:0] */
                             #define XUARTPS BAUDDIV OFFSET 0x34 /**< Baud Rate Divider [7:0] */
                             #define XUARTPS TXWM OFFSET 0x44 /**< TX FIFO Trigger Level [5:0] */
                             /* @} */
```

#### ☐ Source code: xuartps\_hw.h

**Design LAB** -

```
outbyte.c
             xuartps_hw.c
                              🐚 lscript.ld
                                           h *xuartps_hw.h ≅ `
                                                              xil_io.c
                                                                          xuartps_hw.h
  )/**
    * Determine if a byte of data can be sent with the transmitter.
               BaseAddress contains the base address of the device.
      @return TRUE if the TX FIFO is full, FALSE if a byte can be put in the
           FIFO.
               C-Style signature:
      @note
            u32 XUartPs IsTransmitFull(u32 BaseAddress)
  #define XUartPs IsTransmitFull(BaseAddress)
        ((Xil In32((BaseAddress) + XUARTPS SR OFFSET) &
         XUARTPS SR TXFULL) == XUARTPS SR TXFULL)
outbyte.c
                                               xil_io.c
                                                          h xuartps_hw.h 🔀
             xuartps_hw.c
                              xuartps_hw.h.
                               0x00000040 /**< RX frame error */
    #define XUARTPS SR FRAME
                               0x00000020 /**< RX overflow error */
    #define XUARTPS SR OVER
    #define XUARTPS SR TXFULL
                               0x00000010 /**< TX FIFO full */
                               0x00000008 /**< TX FIFO empty */
    #define XUARTPS SR TXEMPTY
    #define XUARTPS SR RXFUL
                              outbyte.c.
                                         xuartps_hw.c
                                                         h xuartps_hw.h 🔀
    #define XUARTPS SR RXEM
                                #define XUARTPS MODEMSR OFFSET @x28 /**< Modem Status [8:0] */
   #define XUARTPS SR RXOVI
    /* @} */
                                #define XUARTPS FIFO OFFSET 0x30 /**< FIFO [7:0] */
                                #define XUARTPS BAUDDIV OFFSET 0x34 /**< Baud Rate Divider [7:0] */
                                #define XUARTPS FLOWDEL OFFSET 0x38 /**< Flow Delay [5:0] */
                                #define XUARTPS TXWM OFFSET 0x44 /**< TX FIFO Trigger Level [5:0] */
                                /* @} */
        System-on-a-Chip
```

38


☐ Source code: xuartps\_hw.h (cont'd)

```
N Iscript.ld
                                             🚹 *xuartps_hw.h 🖾
outbyte.c
              xuartps_hw.c
                                                                🚺 xil_io.c
                                                                             h xuartps_hw.h
    * Write a UART register.
                BaseAddress contains the base address of the device.
                RegOffset contains the offset from the base address of the
     Юралат —
           device.
                RegisterValue is the value to be written to the register.
      @return
              None.
     @note C-Style signature:
           void XUartPs WriteReg(u32 BaseAddress, int RegOffset,
                               u16 RegisterValue)

⊕ #define XUartPs_WriteReg(BaseAddress, RegOffset, RegisterValue) \

       Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))
```

#### ☐ Source code: xil\_io.c



☐ Source code: xil\_io.c (cont'd)

```
outbyte.c
           xuartps_hw.c
                        N Iscript.ld
                                  *xuartps_hw.h
                                                🔯 xil_io.c 🔀
                                                           xuartps_hw.h
   /**
   * Performs an input operation for a 16-bit memory location by reading from the
   * specified address and returning the Value read from that address.
    Mpanam Addr contains the address to perform the input operation
    @return The Value read from the specified input address.
    Onote
            None.
   ***********************************
 ■u16 Xil In16(u32 Addr)
                                                                                  Value
                                                                      Addr
      return *(volatile u16 *) Addr;
   )**
   * Performs an input operation for a 32-bit memory location by reading from the
   * specified address and returning the Value read from that address.
    @param Addr contains the address to perform the input operation
                                                                   Xil_In32(Addr) returns Value
    @return The Value read from the specified input address.
    Onote
 ⊕ u32 Xil In32(u32 Addr)
      return *(volatile u32 *) Addr;
```

# **App: Registers for UART**

#### **B.33 UART Controller (UART)**

Module Name UART Controller (UART)

Software Name XUARTPS

Base Address 0xE0000000 uart0

0xE0001000 uart1

Description Universal Asynchronous Receiver Transmitter

Vendor Info Cadence UART

#### Register Summary

Register Name	Address	Width	Туре	Reset Value	Description
Control_reg0	0x00000000	32	mixed	0x00000128	UART Control Register
mode_reg0	0x00000004	32	mixed	0x00000000	UART Mode Register
Intrpt_en_reg0	0x00000008	32	mixed	0x00000000	Interrupt Enable Register
Intrpt_dis_reg0	0x0000000C	32	mixed	0x00000000	Interrupt Disable Register
Intrpt_mask_reg0	0x00000010	32	ro	0x00000000	Interrupt Mask Register
Chnl_int_sts_reg0	0x00000014	32	wtc	0x00000000	Channel Interrupt Status Register
Baud_rate_gen_reg0	0x00000018	32	mixed	0x0000028B	Baud Rate Generator Register.
Rcvr_timeout_reg0	0x0000001C	32	mixed	0x00000000	Receiver Timeout Register
Rcvr_FIFO_trigger_lev el0	0x00000020	32	mixed	0x00000020	Receiver FIFO Trigger Level Register
Modem_ctrl_reg0	0x00000024	32	mixed	0x00000000	Modem Control Register
Modem_sts_reg0	0x00000028	32	mixed	x	Modem Status Register
Channel_sts_reg0	0x0000002C	32	ro	0x00000000	Channel Status Register
TX_RX_FIFO0	0x00000030	32	mixed	0x00000000	Transmit and Receive FIFO
Baud_rate_divider_reg	0x00000034	32	mixed	0x0000000F	Baud Rate Divider Register
Flow_delay_reg0	0x00000038	32	mixed	0x00000000	Flow Control Delay Register
$\frac{\text{Tx\_FIFO\_trigger\_level}}{\underline{0}}$	0x00000044	32	mixed	0x00000020	Transmitter FIFO Trigger Level Register



# **App: Registers for UART**

#### ☐ Tx/Rx FIFO register

Field Name	Bits	Туре	Reset Value	Description
reserved	31:8	ro	0x0	Reserved, read as zero, ignored on write.
FIFO	7:0	rw	0x0	Operates as Tx FIFO and Rx FIFO.

#### ☐ Channel status register

				v
reserved	6	ro	0x0	Reserved. Do not modify.
reserved	5	ro	0x0	Reserved. Do not modify.
TFUL (TXFULL)	4	ro	0x0	Transmitter FIFO Full continuous status:  0: Tx FIFO is not full  1: Tx FIFO is full
TEMPTY (TXEMPTY)	3	ro	0x0	Transmitter FIFO Empty continuous status:  0: Tx FIFO is not empty  1: Tx FIFO is empty

# References

☐ Zynq-7000 All Programmable, technical reference manual, Xilinx UG585