
[Microprocessor Applications]

Lab 2: Memory Access

Chester Sungchung Park

SoC Design Lab, Konkuk University

Webpage: <http://soclab.konkuk.ac.kr>

Outline

- ❑ Objectives
- ❑ Description
- ❑ Block diagram
- ❑ Address map
- ❑ Section map
- ❑ Source codes
- ❑ Evaluation

Objectives

- ❑ Running a C application that writes and reads different regions of memory
- ❑ Running a C application that writes and reads memory addresses with different access sizes
- ❑ Understanding the corresponding assembly codes

Description

❑ Example

- Access size: 32 bits (word)
- Pattern: 0xAAAA_5555 (1024 words)
- Region: 0x1010_0000 ~ 0x1010_0FFC (DDR)

❑ Test0




- Access size: 32 bits (word)
- Pattern: 0xAAAA_5555 (1024 words)
- Region: 0xFFFF_0000 ~ 0xFFFF_0FFC (OCM)

❑ Test1


- Access size: 16 bits (halfword)
- Pattern: 0xAAAA_5555 (1024 words)
- Region: 0xFFFF_0000 ~ 0xFFFF_0FFC (OCM)

❑ Test2

- Access size: 16 bits (halfword)
- Pattern: halfword offset (0 ~ 2047)
- Region: 0xFFFF_0000 ~ 0xFFFF_0FFC (OCM)



Block Diagram



Address Map

system.xml system.mss platform.c merntest_func.h merntest.c lscript.ld

zed_hw_platform Hardware Platform Specification

Design Information

Target FPGA Device: 7z020
Created With: Vivado 2013.4
Created On: Mon Nov 11 11:02:20 2013

Address Map for processor ps7_cortexa9_0

ps7_afi_0	0xf8008000	0xf8008fff
ps7_afi_1	0xf8009000	0xf8009fff
ps7_afi_2	0xf800a000	0xf800afff
ps7_afi_3	0xf800b000	0xf800bfff
ps7_coresight_comp_0	0xf8800000	0xf88fffff
ps7_ddr_0	0x00100000	0x1fffffff
ps7_ddrc_0	0xf8006000	0xf8006fff
ps7_dev_cfg_0	0xf8007000	0xf8007fff
ps7_dma_ns	0xf8004000	0xf8004fff
ps7_dma_s	0xf8003000	0xf8003fff
ps7_ethernet_0	0xe000b000	0xe000bfff
ps7_globaltimer_0	0xf8f00200	0xf8f002ff
ps7_gpio_0	0xe000a000	0xe000afff
ps7_gpv_0	0xf8900000	0xf89fffff
ps7_intc_dist_0	0xf8f01000	0xf8f01fff
ps7_iop_bus_config_0	0xe0200000	0xe020ffff
ps7_l2cachec_0	0xf8f02000	0xf8f02fff
ps7_ocmc_0	0xf800c000	0xf800cfff
ps7_qspi_0	0xe000d000	0xe000dfff
ps7_qspi_linear_0	0xf8000000	0xf800ffff
ps7_ram_0	0x00000000	0x0002ffff
ps7_ram_1	0xffff0000	0xffffdfff
ps7_scuc_0	0xf8f00000	0xf8f000ff
ps7_scugic_0	0xf8f00100	0xf8f001ff
ps7_scutimer_0	0xf8f00600	0xf8f006ff
ps7_scuwdt_0	0xf8f00620	0xf8f006ff
ps7_sd_0	0xe0100000	0xe010ffff
ps7_slcr_0	0xf8000000	0xf8000fff
ps7_ttc_0	0xf8001000	0xf8001fff
ps7_uart_1	0xe0001000	0xe0001fff

Overview Source

Section Map

system.xml system.mss platform.c memtest_func.h memtest.c Iscript.ld

Linker Script: Iscript.ld

A linker script is used to control where different sections of an executable are placed in memory. In this page, you can define new memory regions, and change the assignment of sections to memory regions.

Available Memory Regions

Name	Base Address	Size
ps7_dds_0_S_AXI_BASEADDR	0x00100000	0x1FF00000
ps7_ram_0_S_AXI_BASEADDR	0x00000000	0x00030000
ps7_ram_1_S_AXI_BASEADDR	0xFFFF0000	0x0000FE00

Stack and Heap Sizes

Stack Size 0x2000

Heap Size 0x2000


Section to Memory Region Mapping

Section Name	Memory Region
.text	ps7_dds_0_S_AXI_BASEADDR
.init	ps7_dds_0_S_AXI_BASEADDR
.fini	ps7_dds_0_S_AXI_BASEADDR
.rodata	ps7_dds_0_S_AXI_BASEADDR
.rodata1	ps7_dds_0_S_AXI_BASEADDR
.sdata2	ps7_dds_0_S_AXI_BASEADDR
.sbss2	ps7_dds_0_S_AXI_BASEADDR
.data	ps7_dds_0_S_AXI_BASEADDR
.data1	ps7_dds_0_S_AXI_BASEADDR
.got	ps7_dds_0_S_AXI_BASEADDR
.ctors	ps7_dds_0_S_AXI_BASEADDR
.dtors	ps7_dds_0_S_AXI_BASEADDR
.fixup	ps7_dds_0_S_AXI_BASEADDR
.eh_frame	ps7_dds_0_S_AXI_BASEADDR
.eh_framehdr	ps7_dds_0_S_AXI_BASEADDR
.gcc_except_table	ps7_dds_0_S_AXI_BASEADDR
.mmu_tbl	ps7_dds_0_S_AXI_BASEADDR
.ARM.exidx	ps7_dds_0_S_AXI_BASEADDR

Summary Source

Source Codes

❑ helloworld.c



```
system.xml system.mss platform.c memtest_func.h memtest.c lscript.ld
Copyright (c) 2017 SoC Design Laboratory, Konkuk University, South Korea

#include <stdio.h>
#include "xil_types.h"
#include "memtest_func.h"

int main()
{
    int i;

    int* Addr;
    int res;
    int status;

    Xil_ICacheEnable();
    Xil_DCacheDisable();

    status = memtest_example();
    if (status)
        printf("FAILED!!\n\n");
    else
        printf("PASSED!!\n\n");

    status = memtest_0();
    if (status)
        printf("FAILED!!\n\n");
    else
        printf("PASSED!!\n\n");

    status = memtest_1();
    if (status)
        printf("FAILED!!\n\n");
    else
        printf("PASSED!!\n\n");

    status = memtest_2();
    if (status)
        printf("FAILED!!\n\n");
    else
        printf("PASSED!!\n\n");

    return 0;
}
```


Source Codes

memtest_func.h

```
system.xml  system.mss  memtest.c  memtest_func.h  Iscript.ld
Copyright (c) 2017 SoC Design Laboratory, Konkuk University, South Korea

#ifndef MEMTEST_FUNC_H_
#define MEMTEST_FUNC_H_

#include <xtime_l.h>
XTime xstart, xstop;
float func_time;

int memtest_example()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test example :");

    XTime_GetTime(&xstart);

    flag = 0;
    Addr = 0x10100000;
    // Memory write
    for (i=0; i<1024;i++)
    {
        Addr[i] = Pattern;
    }

    // Memory Read & Check
    for (i=0; i<1024;i++)
    {
        if (Addr[i] != Pattern)
        {
            flag = -1;
            break;
        }
    }

    XTime_GetTime(&xstop);
    func_time = (float)(xstop - xstart) / 333;
    printf("%f us\n", func_time);

    return flag;
}
```

Write

Read & Check

Evaluation

❑ Compiler optimization levels (ARM gcc)

- -O0: No optimization is performed.
- -O1: Enables the most common forms of optimization that do not require decisions regarding size or speed.
- -O2: Enables further optimizations, such as instruction scheduling.
- -O3: Enables more aggressive optimizations, such as aggressive function inlining, and it typically increases speed at the expense of image size. Moreover, this option enables -ftree-vectorize, causing the compiler to attempt to automatically generate NEON code.
- -Os: Selects optimizations that attempt to minimize the size of the image, even at the expense of speed.

Assembly Codes (-00)

sp (new) →	Addr
r11-16 →	Pattern
r11-12 →	flag
r11-8 →	i
sp (old) →	XXX
r11 →	XXX

```

memtest.c
int memtest_example()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test example :");

    XTime_GetTime(&xstart);

    flag = 0;
    Addr = 0x10100000;
    // Memory write
    for (i=0; i<1024;i++)
    {
        Addr[i] = Pattern;
    }

    // Memory Read & Check
    for (i=0; i<1024;i++)
    {
        if (Addr[i] != Pattern)
        {
            flag = -1;
            break;
        }
    }

    XTime_GetTime(&xstop);
    func_time = (float)(xstop - xstart) / 333;
    printf("%f us\n", func_time);

    return flag;
}

int memtest_0()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test 0 :");
}

memtest.h
memtest_elf
Disassembly
memtest_example:
0010054c: push {r11, lr}
00100550: add r11, sp, #4
00100554: sub sp, sp, #16
00100558: mvn r3, #0
0010055c: str r3, [r11, #-12]
00100560: movw r3, #21845 ; 0x5555
00100564: movt r3, #43690 ; 0xaaaa
00100568: str r3, [r11, #-16]
0010056c: movw r0, #47632 ; 0xba10
00100570: movt r0, #16
00100574: bl 0x100c0c <print>
00100578: movw r0, #16512 ; 0x4080
0010057c: movt r0, #17
00100580: bl 0x101830 <XTime_GetTime>
00100584: mov r3, #0
00100588: str r3, [r11, #-12]
0010058c: mov r3, #0
00100590: movt r3, #4112 ; 0x1010
00100594: str r3, [r11, #-20]
00100598: mov r3, #0
0010059c: str r3, [r11, #-8]
001005a0: b 0x1005c8 <memtest_example+124>
001005a4: ldr r3, [r11, #-8]
001005a8: lsl r3, r3, #2
001005ac: ldr r2, [r11, #-20]
001005b0: add r3, r2, r3
001005b4: ldr r2, [r11, #-16]
001005b8: str r2, [r3]
001005bc: ldr r3, [r11, #-8]
001005c0: add r3, r3, #1
001005c4: str r3, [r11, #-8]
001005c8: ldr r2, [r11, #-8]
001005cc: movw r3, #1023 ; 0x3ff
001005d0: cmp r2, r3
001005d4: ble 0x1005a4 <memtest_example+88>
001005d8: mov r3, #0
001005dc: str r3, [r11, #-8]
001005e0: b 0x10061c <memtest_example+208>
001005e4: ldr r3, [r11, #-8]
001005e8: lsl r3, r3, #2
001005ec: ldr r2, [r11, #-20]
001005f0: add r3, r2, r3
001005f4: ldr r2, [r3]
001005f8: ldr r3, [r11, #-16]
001005fc: cmp r2, r3
00100600: beq 0x100610 <memtest_example+196>
00100604: mvn r3, #0
00100608: str r3, [r11, #-12]
0010060c: b 0x10062c <memtest_example+224>
00100610: ldr r3, [r11, #-8]
00100614: add r3, r3, #1
00100618: str r3, [r11, #-8]
0010061c: ldr r2, [r11, #-8]
00100620: movw r3, #1023 ; 0x3ff
00100624: cmp r2, r3
00100628: ble 0x1005e4 <memtest_example+152>
    
```

Annotations in the assembly view:

- Write**: Points to the memory write loop in the C code and the corresponding assembly instructions.
- Read & Check**: Points to the memory read and check loop in the C code and the corresponding assembly instructions.
- Write**: Points to the final memory write instruction in the assembly.
- Read & Check**: Points to the final memory read and check instructions in the assembly.

Console output:

```

Test example :
    
```

Assembly Codes (-00)

sp (new) →

r11-16 →

r11-12 →

r11-8 →

sp (old) →

r11 →

	Addr
	Pattern
	flag
	i
	XXX
	XXX

```

memtest_example:
0010054c: push {r11, lr}
00100550: add r11, sp, #4
00100554: sub sp, sp, #16
00100558: mvn r3, #0
0010055c: str r3, [r11, #-12]
00100560: movw r3, #21845 ; 0x5555
00100564: movt r3, #43690 ; 0xaaaa
00100568: str r3, [r11, #-16]
0010056c: movw r0, #47632 ; 0xba10
00100570: movt r0, #16
00100574: bl 0x100c0c <print>
00100578: movw r0, #16512 ; 0x4080
0010057c: movt r0, #17
00100580: bl 0x101830 <XTime_GetTime>
00100584: mov r3, #0
00100588: str r3, [r11, #-12]
0010058c: mov r3, #0
00100590: movt r3, #4112 ; 0x1010
00100594: str r3, [r11, #-20]
00100598: mov r3, #0
0010059c: str r3, [r11, #-8]
001005a0: b 0x1005c8 <memtest_example+124>
001005a4: ldr r3, [r11, #-8]
001005a8: lsl r3, r3, #2
001005ac: ldr r2, [r11, #-20]
001005b0: add r3, r2, r3
001005b4: ldr r2, [r11, #-16]
001005b8: str r2, [r3]
001005bc: ldr r3, [r11, #-8]
001005c0: add r3, r3, #1
001005c4: str r3, [r11, #-8]
001005c8: ldr r2, [r11, #-8]
001005cc: movw r3, #1023 ; 0x3ff
001005d0: cmp r2, r3
001005d4: ble 0x1005a4 <memtest_example+88>
001005d8: mov r3, #0
001005dc: str r3, [r11, #-8]
001005e0: b 0x10061c <memtest_example+208>
001005e4: ldr r3, [r11, #-8]
001005e8: lsl r3, r3, #2
001005ec: ldr r2, [r11, #-20]
001005f0: add r3, r2, r3
001005f4: ldr r2, [r3]
001005f8: ldr r3, [r11, #-16]
001005fc: cmp r2, r3
00100600: beq 0x100610 <memtest_example+196>
00100604: mvn r3, #0
00100608: str r3, [r11, #-12]
0010060c: b 0x10062c <memtest_example+224>
00100610: ldr r3, [r11, #-8]
00100614: add r3, r3, #1
00100618: str r3, [r11, #-8]
0010061c: ldr r2, [r11, #-8]
00100620: movw r3, #1023 ; 0x3ff
00100624: cmp r2, r3
00100628: ble 0x1005a4 <memtest_example+88>

memtest_0:
00100630: push {r11, lr}
00100634: add r11, sp, #4
00100638: sub sp, sp, #16
0010063c: mvn r3, #0
00100640: str r3, [r11, #-12]
00100644: movw r3, #21845 ; 0x5555
00100648: movt r3, #43690 ; 0xaaaa
0010064c: str r3, [r11, #-16]
00100650: movw r0, #47632 ; 0xba10
00100654: movt r0, #16
00100658: bl 0x100c0c <print>
0010065c: movw r0, #16512 ; 0x4080
00100660: movt r0, #17
00100664: bl 0x101830 <XTime_GetTime>
00100668: mov r3, #0
0010066c: str r3, [r11, #-12]
00100670: mov r3, #0
00100674: movt r3, #4112 ; 0x1010
00100678: str r3, [r11, #-20]
0010067c: mov r3, #0
00100680: str r3, [r11, #-8]
00100684: b 0x1006c8 <memtest_0+124>
00100688: ldr r3, [r11, #-8]
0010068c: lsl r3, r3, #2
00100690: ldr r2, [r11, #-20]
00100694: add r3, r2, r3
00100698: ldr r2, [r11, #-16]
0010069c: str r2, [r3]
001006a0: ldr r3, [r11, #-8]
001006a4: add r3, r3, #1
001006a8: str r3, [r11, #-8]
001006ac: ldr r2, [r11, #-8]
001006b0: movw r3, #1023 ; 0x3ff
001006b4: cmp r2, r3
001006b8: ble 0x100684 <memtest_0+88>
001006bc: mov r3, #0
001006c0: str r3, [r11, #-8]
001006c4: b 0x1006d4 <memtest_0+208>
001006c8: ldr r3, [r11, #-8]
001006cc: lsl r3, r3, #2
001006d0: ldr r2, [r11, #-20]
001006d4: add r3, r2, r3
001006d8: ldr r2, [r3]
001006dc: ldr r3, [r11, #-16]
001006e0: cmp r2, r3
001006e4: beq 0x100684 <memtest_0+88>
001006e8: mvn r3, #0
001006ec: str r3, [r11, #-12]
001006f0: b 0x1006f0 <memtest_0+224>
001006f4: ldr r3, [r11, #-8]
001006f8: add r3, r3, #1
001006fc: str r3, [r11, #-8]
00100700: ldr r2, [r11, #-8]
00100704: movw r3, #1023 ; 0x3ff
00100708: cmp r2, r3
0010070c: ble 0x100684 <memtest_0+88>
    
```

Handwritten annotations in the disassembly window:

- Write** (blue): points to the memory write loop in `memtest_example`.
- Read & Check** (blue): points to the memory read and check loop in `memtest_example`.
- Write** (blue): points to the memory write loop in `memtest_0`.
- Read & Check** (blue): points to the memory read and check loop in `memtest_0`.
- flag ← -1** (red): points to `flag = -1;` in the source code.
- r3 ← -1** (red): points to `mvn r3, #0` in the disassembly.
- r3 ← 0xAAAA_5555** (red): points to `movw r3, #21845 ; 0x5555` and `movt r3, #43690 ; 0xaaaa` in the disassembly.
- Pattern ← 0xAAAA_5555** (red): points to the pattern initialization in the source code.
- Addr ← 0x1010_0000** (red): points to `mov r3, #0` and `str r3, [r11, #-12]` in the disassembly.
- i ← 0** (red): points to `mov r3, #0` in the disassembly.
- r3 ← i** (red): points to `ldr r3, [r11, #-8]` in the disassembly.
- r2 ← Addr** (red): points to `ldr r2, [r11, #-20]` in the disassembly.
- r3 ← Addr[i]** (red): points to `add r3, r2, r3` in the disassembly.
- r2 ← Pattern** (red): points to `ldr r2, [r11, #-16]` in the disassembly.
- i++** (red): points to `add r3, r3, #1` in the disassembly.
- r2 ← i** (red): points to `ldr r2, [r11, #-8]` in the disassembly.
- r3 ← 1023** (red): points to `movw r3, #1023 ; 0x3ff` in the disassembly.
- i < 1024** (red): points to the `ble` instruction in the disassembly.
- r3 ← 8 Addr[i]** (red): points to `add r3, r2, r3` in the disassembly.
- r2 ← Addr[i]** (red): points to `ldr r2, [r3]` in the disassembly.
- r3 ← Pattern** (red): points to `ldr r3, [r11, #-16]` in the disassembly.
- flag ← -1** (red): points to `mvn r3, #0` in the disassembly.

Assembly Codes (-O3)

The image shows a debugger window with two panes. The left pane displays the C source code for `memtest.c`, and the right pane displays the assembly code for the same function. Annotations highlight specific operations in the assembly code.

C Source Code (Left Pane):

```
int memtest_example()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test example :");

    XTime_GetTime(&xstart);

    flag = 0;
    Addr = 0x10100000;
    // Memory write
    for (i=0; i<1024;i++)
    {
        Addr[i] = Pattern;
    }

    // Memory Read & Check
    for (i=0; i<1024;i++)
    {
        if (Addr[i] != Pattern)
        {
            flag = -1;
            break;
        }
    }

    XTime_GetTime(&xstop);
    func_time = (float)(xstop - xstart) / 333;
    printf("%f us\n", func_time);

    return flag;
}

int memtest_0()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test 0 :");
}
```

Assembly Code (Right Pane):

```
00100548: b 0x100470 <register_tm_clones>
memtest_example:
0010054c: push {r4, r5, r6, lr}
00100550: movw r0, #47304 ; 0xb8c8
00100554: movt r0, #16
00100558: bl 0x1008cc <print>
0010055c: movw r0, #16512 ; 0x4080
00100560: movt r0, #17
00100564: bl 0x1014f0 <XTime_GetTime>
00100568: movw r3, #65532 ; 0xffff
0010056c: movw r1, #21845 ; 0x5555
00100570: movw r2, #4092 ; 0xffc
00100574: movt r3, #4111 ; 0x100f
00100578: movt r1, #43690 ; 0xaaaa
0010057c: movt r2, #4112 ; 0x1010
00100580: str r1, [r3, #4]!
00100584: cmp r3, r2
00100588: bne 0x100580 <memtest_example+52>
0010058c: movw r3, #65532 ; 0xffff
00100590: movw r1, #21845 ; 0x5555
00100594: movw r0, #4092 ; 0xffc
00100598: movt r3, #4111 ; 0x100f
0010059c: movt r1, #43690 ; 0xaaaa
001005a0: movt r0, #4112 ; 0x1010
001005a4: b 0x1005b0 <memtest_example+100>
001005a8: cmp r3, r0
001005ac: beq 0x100620 <memtest_example+212>
001005b0: ldr r2, [r3, #4]!
001005b4: cmp r2, r1
001005b8: beq 0x1005a8 <memtest_example+92>
001005bc: mvn r6, #0
001005c0: movw r4, #16504 ; 0x4078
001005c4: movt r4, #17
001005c8: mov r0, r4
001005cc: bl 0x1014f0 <XTime_GetTime>
001005d0: movw r3, #16512 ; 0x4080
001005d4: movt r3, #17
001005d8: ldrd r4, [r4]
001005dc: ldrd r0, [r3]
001005e0: subs r0, r4, r0
001005e4: sbc r1, r5, r1
001005e8: bl 0x101a50 <__floatundisf>
001005ec: vldr s15, [pc, #52] ; 0x100628 <memtest_example+220>
001005f0: movw r1, #16520 ; 0x4088
001005f4: movt r1, #17
001005f8: vmov s14, r0
001005fc: movw r0, #47320 ; 0xb8d8
00100600: movt r0, #16
00100604: vdiv.f32 s15, s14, s15
00100608: vcvt.f64.f32 d16, s15
0010060c: vstr s15, [r1]
00100610: vmov r2, r3, d16
00100614: bl 0x101bfc <printf>
00100618: mov r0, r6
0010061c: pop {r4, r5, r6, pc}
00100620: mov r6, #0
00100624: b 0x1005c0 <memtest_example+116>
```

Annotations:

- Write:** Points to the memory write loop in the C code and the corresponding assembly instructions (lines 00100580-00100584).
- Read & Check:** Points to the memory read and check loop in the C code and the corresponding assembly instructions (lines 00100590-00100594).

Assembly Codes (-O3)

The image shows a debugger window with two main panes: C source code on the left and assembly disassembly on the right. The C code defines two functions, `memtest_example()` and `memtest_0()`, which perform memory tests using a pattern and a flag. The assembly pane shows the corresponding ARM instructions for `memtest_example()`. Handwritten red annotations explain the assembly instructions in terms of the C code variables and operations.

C Source Code (Left Pane):

```
int memtest_example()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test example :");

    XTime_GetTime(&xstart);

    flag = 0;
    Addr = 0x1000000;
    // Memory write
    for (i=0; i<1024;i++)
    {
        Addr[i] = Pattern;
    }

    // Memory Read & Check
    for (i=0; i<1024;i++)
    {
        if (Addr[i] != Pattern)
        {
            flag = -1;
            break;
        }
    }

    XTime_GetTime(&xstop);
    func_time = (float)(xstop - xstart) / 333;
    printf("%f us\n", func_time);

    return flag;
}

int memtest_0()
{
    int i, flag=-1;
    int *Addr;

    int Pattern = 0xAAAA5555;

    print ("Test 0 :");
}
```

Assembly Disassembly (Right Pane):

```
00100548: b 0x100470 <register_tm_clones>
memtest_example:
0010054c: push {r4, r5, r6, lr}
00100550: movw r0, #47304 ; 0xb8c8
00100554: movt r0, #16
00100558: bl 0x1008cc <print>
0010055c: movw r0, #16512 ; 0x4080
00100560: movt r0, #17
00100564: bl 0x1014f0 <XTime_GetTime>
00100568: movw r3, #65532 ; 0xffff
0010056c: movw r1, #21845 ; 0x5555
00100570: movw r2, #4092 ; 0xffc
00100574: movt r3, #4111 ; 0x100f
00100578: movt r1, #43690 ; 0xaaaa
0010057c: movt r2, #4112 ; 0x1010
00100580: str r1, [r3, #4]!
00100584: cmp r3, r2
00100588: bne 0x100580 <memtest_example+52>
0010058c: movw r3, #65532 ; 0xffff
00100590: movw r1, #21845 ; 0x5555
00100594: movw r0, #4092 ; 0xffc
00100598: movt r3, #4111 ; 0x100f
0010059c: movt r1, #43690 ; 0xaaaa
001005a0: movt r0, #4112 ; 0x1010
001005a4: b 0x1005b0 <memtest_example+100>
001005a8: cmp r3, r0
001005ac: beq 0x100620 <memtest_example+212>
001005b0: ldr r2, [r3, #4]!
001005b4: cmp r2, r1
001005b8: beq 0x1005a8 <memtest_example+92>
001005bc: mvn r6, #0
001005c0: movw r4, #16504 ; 0x4078
001005c4: movt r4, #17
001005c8: mov r0, r4
001005cc: bl 0x1014f0 <XTime_GetTime>
001005d0: movw r3, #16512 ; 0x4080
001005d4: movt r3, #17
001005d8: ldrd r4, [r4]
001005dc: ldrd r0, [r3]
001005e0: subs r0, r4, r0
001005e4: sbc r1, r5, r1
001005e8: bl 0x101a50 <_floatundisf>
001005ec: vldr s15, [pc, #52] ; 0x100628 <memtest_example+220>
001005f0: movw r1, #16520 ; 0x4088
001005f4: movt r1, #17
001005f8: vmov s14, r0
001005fc: movw r0, #47320 ; 0xb8d8
00100600: movt r0, #16
00100604: vdiv.f32 s15, s14, s15
00100608: vcvt.f64.f32 d16, s15
0010060c: vstr s15, [r1]
00100610: vmov r2, r3, d16
00100614: bl 0x101bfc <printf>
00100618: mov r0, r6
0010061c: pop {r4, r5, r6, pc}
00100620: mov r6, #0
00100624: b 0x1005c0 <memtest_example+116>
```

Handwritten Annotations:

- Write:** Points to the `Addr[i] = Pattern;` line in C and the `str r1, [r3, #4]!` instruction in assembly.
- Read & Check:** Points to the `if (Addr[i] != Pattern)` line in C and the `ldr r2, [r3, #4]!` instruction in assembly.
- Register Values:**
 - `r1: 0xaaaa.5555 (Pattern)`
 - `r2: 0x1010.0ffc (&Addr[1023])`
 - `r3: 0x100f.ffff (&Addr[i]-4)`
 - `r0: 0x1010.0ffc (&Addr[1023])`
 - `r1: 0xaaaa.5555 (Pattern)`
 - `r2: Addr[i]`
 - `r3: 0x100f.ffff (&Addr[i]-4)`
- Register Updates:**
 - `r6 ← 0` (near `mov r6, #0`)
 - `r6 ← 0` (near `mov r6, #0`)

References

- ❑ Zynq-7000 All Programmable, technical reference manual, Xilinx UG585