

# Achro-i.MX6Q Base Board

*For Freescale i.MX 6 Quadcore*

*Revision\_1.1*

*2014.8.29*

Base Board for Automotive &  
Smart Device Platform

## Table of Contents

Page	DESCRIPTION
01	TITLE PAGE
02	BLOCK DIAGRAM
03	BLOCK DIAGRAM
04	POWER - 12V to 5V - 3V3 -1V8
05	LCD Touch
06	LVDS Displays (LCD & Power)
07	Ethernet
08	MIPI CSI & DSI Interface
09	AUDIO - ESAI CODEC
10	USB
11	JTAG, UART
12	HDMI, SATA
13	SENSORS - KEYPAD
14	MINI PCIe
15	CAN
16	External I/O Connec KEYPAD
17	FPGA Interface
18	CPU CARD

# REVISION HISTORY


X15 - David B Nov 12, 2012

Throughout doc - Changed all sheets from  
FIUO (Freescale Internal Use Only) to PUBI (Public Information).

## Revision Summary

Rev A - released Jun 2010  
Rev B1 - released Jan 2011  
Rev C - internal prototype only  
Rev D - internal design review  
Rev E - released Sep 2012


# Block Diagram




# Power Supplies

## Power Input 12 Vdc typical


+12V - 5.5A DC supply with integrated protection




## Power Input 12 Vdc to 5V



## Power Input 12 Vdc to 3.3V



## Ground Points



### Notes:

1. CAN\_STBY forces 3V3\_MAIN off at the same time as the 3.3 V supply on the CPU Card to avoid supply backfeed/leakage issues.


2. To enable CAN wake up, fit 0 ohms to R37 and R38, remove R290. Users could consider use of values higher than 0 ohms for soft start.

Reverse to return to default, always-powered mode.


3. Although the 3 switchers can support up to 36 volt input, the external component selection has been set up on the assumption of a 12 to 14 volt nominal input.

 HUINS www.huins.com		U-Space2 B-dong #605, 670Daewangpangyo-ro Bundang-Gu,Seongnam-Si,Gyeonggi- Do,463-825, Korea	
Title <b>Achro-i.MX6Q BASE Board</b>			
Size C	Document Number <b>POWER - 12V to 5V, 3V3, 1V8</b>		Rev 1.1
Date:	Friday, August 29, 2014	Sheet	4 of 18






# LCD Touch



# LVDS Displays (7"LCD & Power)




LVDS0  
[ 100-ohm  
differential  
pairs ]



Depending on the cable and display, the touch interrupt may be noisy. If erroneous interrupts occur, adopters could consider adding a 0.22 uF capacitor to GND at U1514 pin 2. For mass production, a better solution is an R-C filter on the interrupt line feeding U1514 pin 2. Designers should check their preferred display's interrupt with an oscilloscope.

# Gigabit Ethernet Interface




Level Shifter for 125 MHz reference clock

Software must turn off MX6 on-chip pull-up and keeper.

## Power-on Strapping Pins


Addr = 1


**MODE2[3:0]**  
(Default assemble: 0000)  
1100 BaseT, RMI1;  
1101 BaseT, RMI2;  
1110 100X, RGMII, 75OHMS;  
1111 100X, TRANS, 75OHMS;  
0000 BaseT, RGMII;  
0001 BaseT, SGMII;  
0010 1000X, RGMII, 50OHMS;  
0011 1000X, RGMII, 75OHMS;  
0100 1000X, TRANS, 50OHMS;  
0101 1000X, TRANS, 75OHMS;  
0110 100X, RGMII, 50OHMS;  
0111 100X, TRANS, 50OHMS;  
Others Reserved



Place LED near RJ-45 connector. Orange LED indicates 1000 speed.


# MIPI CSI & DSI Connector




 U-Space2 B-dong #605, 670Daewangpangyo-ro Bundang-Gu, Seongnam-Si, Gyeonggi-Do, 463-825, Korea		
Title <b>Achro-i.MX6Q BASE Board</b>		
Size B	Document Number <b>MIPI CSI &amp; DSI Connector</b>	Rev 1.1
Date:	Friday, August 29, 2014	Sheet 8 of 18




# Audio CODEC




# Microphone




# Speaker




# USB HUB/HOST ports




# SERIAL/Debug Connector




# JTAG Connector




 U-Space2 B-dong #605, 670Daewangpangyo-ro Bundang-Gu,Seongnam-Si,Gyeonggi-Do,463-825, Korea		
Title <b>Achro-i.MX6Q BASE Board</b>		
Size B	Document Number <b>JTAG &amp; Serial Connector</b>	Rev 1.1
Date:	Friday, August 29, 2014	Sheet 11 of 18

# HDMI




# SATA




## Power for SATA

SATA 5 V supply source provided by connector on Base Board.




 U-Space2 B-dong #405, 670Daewangpangyo-ro Bundang-Gu, Seongnam-Si, Gyeonggi-Do, 463-825, Korea			
Title <b>Achro-i.MX6Q BASE Board</b>			
Size C	Document Number <b>HDMI &amp; SATA</b>	Rev 1.1	
Date: Friday, August 29, 2014	Sheet 12	of 18	

# MLB (MOST) Connector



# Mini PCIe Connector



Adopters might consider increasing size of C748.

From MX6-Based Frequency Source


Place capacitors and resitors near connector.


PCIe provided to support USB3.0.

## Layout considerations

- TX pairs are usually routed on top layer
- Length/skew compensation (trace serpentes) are not required for this Bus
- Please remove ref plane under edgefinger pads
- Use wide pair-to-pair spacing (At least 5H TX vs TX and RX vs RX use at least 7H for RX vs RX)

## USIM Connector




 U-Space2 B-dong #605, 670Daewangpangyo-ro Bundang-Gu,Seongnam-Si,Gyeonggi-Do,463-825, Korea		
Title <b>Achro-i.MX6Q BASE Board</b>		
Size B	Document Number <b>Mini PCIe Connector</b>	Rev 1.1
Date: Friday, August 29, 2014	Sheet 14	of 18


# CAN Interface

## Local CAN Wake-Up


Consult NXP applications note AN00094 Figure 24.  
Voltage hold capacitor is on CPU Card rev C schematic PMIC sheet.




## Sensor B'd Connector




## Parallel Camera Connector




## Android Keys




## External Connector





## System Keys





## Status LEDs







## FPGA Connector



## CPU Card Connector, Reset, Expansion Connector

