

MIPS Assembly Language II

Notes for CSE220

Amos Omondi

November 13, 2023

Chapter 3

MIPS Instruction Set

This chapter is a summary of most of the MIPS instruction set. A few other instructions not included here are covered in subsequent chapters.¹

We will group the instructions into four categories:

- arithmetic instructions,
- logical instructions,
- shift and rotate instructions,
- branch and jump instructions

We shall use the notation $[\dots]$ for the contents of the \dots , and \Leftarrow means “becomes the value of”. For example, if register 7 (i.e., \$7) contains the value 42, then $[\$7]$ is 42. And the effect of

`add $8, $5, $11`

which is that the contents of registers 5 and 11 are added and the result written into register 8, may be expressed as

$$[\$8] \Leftarrow [\$5] + [\$11]$$

We will use *rs* and *rt* to denote source-operand registers and *rd* to denote a result-destination register. *imm16* will denote an “immediate” operand (i.e., integer constant) represented in 16 bits and which will be taken negative or positive, unless otherwise specified. Similarly, *imm5* will denote an immediate

¹What is given is not the current MIPS32 instruction set. It is an older instruction set that is slightly different but which is more suitable for our purposes, as it what is implemented in the SPIM assembler and simulator.

operand that is a number represented in 5 bits. In the assembly-language code the representation of a number will be in decimal (taken as given) or hexadecimal (digits preceded by "0x").

3.1 Arithmetic instructions

The list of instructions is given in Table 3.1. Recall that there is a special 64-bit register, the Accumulator (here abbreviated "ACC"), that consists of two 32-bit parts, High (HI) and Low (LO).

The instructions `add` and `sub` are for signed (two's complement) addition and subtraction. The operations are on operands in registers, and they trap on overflow. `addi` is similar, but with one operand an "immediate". The corresponding instructions for unsigned arithmetic are `addu` and `addiu`. Likewise, `sub` and `subu` are the signed and unsigned instructions for subtraction.

Instruction	Description
<code>add rd, rs, rt</code>	$[rd] \leftarrow [rs] + [rt]$ (signed)
<code>addu rd, rs, rt</code>	$[rd] \leftarrow [rs] + [rt]$ (signed)
<code>addi rd, rs, imm16</code>	$[rd] \leftarrow [rs] + imm16$ (signed)
<code>addiu rd, rs, imm16</code>	$[rd] \leftarrow [rs] + imm16$
<code>sub rd, rs, rt</code>	$[rd] \leftarrow [rs] - [rt]$ (signed)
<code>subu rd, rs, rt</code>	$[rd] \leftarrow [rs] - [rt]$
<code>mul rd, rs, rt</code>	$[rd] \leftarrow [rs] * [rt]$
<code>mult rs, rt</code>	$[ACC] \leftarrow [rs] * [rt]$ (signed)
<code>multu rs, rt</code>	$[ACC] \leftarrow [rs] * [rt]$
<code>div rs, rt</code>	$[LO] \leftarrow [rs] \underline{\text{div}} [rt], [HI] \leftarrow [rs] \underline{\text{rem}} [rt]$
<code>divu rs, rt</code>	$[LO] \leftarrow [rs] \underline{\text{div}} [rt], [HI] \leftarrow [rs] \underline{\text{rem}} [rt]$
<code>madd rs, rt</code>	$[ACC] \leftarrow [ACC] + [rs] * [rt]$ (signed)
<code>maddu rs, rt</code>	$[ACC] \leftarrow [ACC] + [rs] * [rt]$
<code>msub rs, rt</code>	$[ACC] \leftarrow [ACC] - [rs] * [rt]$
<code>msubu rs, rt</code>	$[ACC] \leftarrow [ACC] - [rs] * [rt]$

Table 3.1: Arithmetic instructions

`mul` is for multiplication that yields a 32-bit result from two 32-bit operands; the result is the lower 32 bits of what would be a full 64-bit result, with the corresponding upper 32 bits discarded. On the

other hand, `mult` gives the full 64-bit result of a signed multiplication of two 32-bit operands: the upper half of the result goes into the HI part of Accumulator, and the lower half goes into the LO part. The corresponding instruction for an unsigned operation is `multu`.

`div` is for signed integer division. The result of the integer division goes into the LO register, and the remainder goes into the HI register. `divu` is for the corresponding unsigned division.

`madd` and `maddu` are for signed and unsigned Multiply-Add (Multiply-Accumulate). The result of a multiplication is added to the contents of the Accumulator. `msub` and `msubu` are similar, but with subtraction-from instead of addition-to.

Instruction	Description
<code>and rd, rs, rt</code>	$[rd] \leftarrow [rs] \& [rt]$
<code>andi rd, rs, imm16</code>	$[rd] \leftarrow [rs] \& imm16$
<code>or rd, rs, rt</code>	$[rd] \leftarrow [rs] \mid [rt]$
<code>ori rd, rs, imm16</code>	$[rd] \leftarrow [rs] \mid imm16$
<code>nor rd, rs, rt</code>	$[rd] \leftarrow \neg([rs] \mid [rt])$
<code>xor rd, rs, rt</code>	$[rd] \leftarrow [rs] \oplus [rt]$
<code>xori rd, rs, imm</code>	$[rd] \leftarrow [rs] \oplus imm16$
<code>not rd, rs</code>	$[rd] \leftarrow \neg([rs])$ (<i>pseudo-instruction</i>)

Table 3.2: Logical instructions

3.2 Logical instructions

These instructions perform bitwise operations on bit pairs of the operands; that is, the logical operation is on bit i of one operand and bit i of the other operand, for all 32 bits of the operands. For example,

$$\begin{aligned} 0011 \text{ AND } 1001 &= 0001 \\ 0011 \text{ OR } 1001 &= 1011 \end{aligned}$$

The MIPS logical instructions are given in Table 3.2, in which $\&$ denotes AND, \mid denotes OR, \oplus denotes exclusive-OR, and \neg denotes negation (NOT).

The pseudo-instruction `not`, for logical negation, is effected through the instruction `nor`, with `$0` as one operand, on the basis that for any a and b :

$$\begin{aligned}\neg(a|b) &= (\neg a) \& (\neg b) \\ &= \neg a \quad \text{if } b = 0\end{aligned}$$

3.3 Shift and rotate instructions

The instructions are given in Table 3.3. The notation $a \ll b$ means that the bits of a are shifted to the left by b bit positions; similarly, $a \gg b$ means that the bits of a are shifted to the right by b bit positions. In both cases the bits shifted out at the least significant end or most significant end are discarded.

The shifting distance is given as a 5-bit immediate operand or as *variable* whose value is represented in least significant 5 bits of the contents of a register. In the latter case the notation $[\dots]_{4:0}$ denotes the least significant 5 bits of $[\dots]$.

There are two types of shift operations: *logical shift* and *arithmetic shift*. In a logical left shift, 0s are inserted at the least significant end, and in a logical right shift they are inserted at the most significant end. In a logical shift no particular interpretation is made of the bits to be shifted, whereas in an arithmetic shift the bits are taken as the (two's complement here) representation of a signed number. Recall that in such representation the sign is a truncation of an infinite string of 0s (for a positive number) or of 1s (for a negative number); so the representation of the sign should be appropriately extended. Thus in a right shift if the most significant bit is a 0, then 0s are inserted at the most significant end; and if that bit is a 1, then 1s are inserted. And in a left shift 0s are inserted at the least significant end, regardless of the sign bit. Therefore, logical and arithmetic shifts to the left have the same effect, but there is a difference between logical and arithmetic shifts to the right.

A useful aspect of shifting is that a left shift doubles the magnitude of an integer—if the bits are taken as a representation of such—and a right shift halves it. (The latter is a floor function.)

There are two instructions for rotation: `rotr` and `rotrv`, which are somewhat similar to the shift instructions `srl` and `srlv`. (In Table 3.3, we use the notation $a \hookrightarrow b$ for the rotation to the right of the bits of a by b bit positions.) In the shift instructions, bits shifted out at the least significant end are discarded; on the other hand, in the rotate instructions they are shifted into the most significant end.

Instruction	Description
<code>sll rd, rs, imm5</code>	$[rd] \leftarrow [rs] \ll imm5$ (logical shift)
<code>sllv rd, rs, rt</code>	$[rd] \leftarrow [rs] \ll [rt]_{4:0}$ (logical shift)
<code>srl rd, rs, imm5</code>	$[rd] \leftarrow [rs] \gg imm5$ (logical shift)
<code>srlv rd, rs, rt</code>	$[rd] \leftarrow [rs] \gg [rt]_{4:0}$ (logical shift)
<code>sra rd, rs, imm5</code>	$[rd] \leftarrow [rs] \gg b imm5$ (arithmetic shift)
<code>srav rd, rs, rt</code>	$[rd] \leftarrow [rs] \gg [rt]_{4:0}$ (arithmetic shift)
<code>rotr rd, rs, imm5</code>	$[rd] \leftarrow [rs] \hookrightarrow imm5$ (rotate)
<code>rotrv rd, rs, rt</code>	$[rd] \leftarrow [rs] \hookrightarrow [rt]_{4:0}$ (rotate)

Table 3.3: Shift and rotate instructions

3.4 Comparison instructions

The general aspect of a comparison instruction is “set-if-less-than” (`slt`): two values, one in a register and the other also in a register or an immediate operand, are compared; the value in a result register is set to 1 (TRUE) if the condition is satisfied and 0 (FALSE) otherwise. Note that the latter result corresponds to “greater-than-or-equal-to”.

The four comparison instructions are given in Table 3.4. The comparisons in `slt` and `slti` are signed operations; the others are unsigned.

Instruction	Description
<code>slt rd, rs, rt</code>	If $[rs] < [rt]$, then $[rd] \leftarrow 1$; else, $[rd] \leftarrow 0$
<code>slti rd, rs, imm16</code>	If $[rs] < imm16$, then $[rd] \leftarrow 1$; else, $[rd] \leftarrow 0$
<code>sltu rd, rs, rt</code>	If $[rs] < [rt]$, then $[rd] \leftarrow 1$; else, $[rd] \leftarrow 0$
<code>sltiu rd, rs, imm16</code>	If $[rs] < imm16$, $[rd] \leftarrow 1$; else, $[rd] \leftarrow 0$

Table 3.4: Comparison instructions

3.5 Branch and jump instructions

Instruction	Description
<code>beq <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] = [rd]$, go to instruction at <i>label</i>
<code>bne <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] \neq [rd]$, go to instruction at <i>label</i> (<i>pseudo-instruction</i>)
<code>blt <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] < [rd]$, go to instruction at <i>label</i>
<code>bgt <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] > [rd]$, go to instruction at <i>label</i>
<code>ble <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] \leq [rd]$, go to instruction at <i>label</i>
<code>bge <i>rs</i>, <i>rt</i>, <i>label</i></code>	If $[rs] \geq [rd]$, go to instruction at <i>label</i>
<code>bgez <i>rs</i>, <i>label</i></code>	If $[rs] \geq 0$, go to instruction at <i>label</i>
<code>bgtz <i>rs</i>, <i>label</i></code>	If $[rs] > 0$, go to instruction at <i>label</i>
<code>blez <i>rs</i>, <i>label</i></code>	If $[rs] \leq 0$, go to instruction at <i>label</i>
<code>bltz <i>rs</i>, <i>label</i></code>	If $[rs] < 0$, go to instruction at <i>label</i>
<code>bgezal <i>rs</i>, <i>label</i></code>	If $[rs] \geq 0$, set $[\$31]$ to address of next instruction and go to instruction at <i>label</i>
<code>bltzal <i>rs</i>, <i>label</i></code>	If $[rs] < 0$, set $[\$31]$ to address of following instruction and go to instruction at <i>label</i>
<code>j <i>label</i></code>	Go to instruction at <i>label</i>
<code>jal <i>label</i></code>	Set $[\$31]$ to address of next instruction and go to instruction at <i>label</i>
<code>jalr <i>rd</i>, <i>rs</i></code>	Set $[rd]$ to address of following instruction and go to instruction at address $[rs]$
<code>jr <i>rs</i></code>	Go to instruction at address $[rs]$

Table 3.5: Branch and jump instructions

3.6 Data-movement instructions

We use the notation $\mathbf{Mem}[\dots]\{n\}$ to denote the (first) n bits of contents of the memory location whose address is \dots . A double arrow indicates the direction of movement of data, i.e., from the source to the destination. And, as usual $[rs]$ and $[rd]$ denote the contents of the specified registers. Thus, for example, if $\$11$ contains 3467, then `lw $13, 45($11)` is $[\$13] \leftarrow \mathbf{Mem}[3467 + 45]\{32\}$, which means the contents of $\$13$ become the 32-bit value at memory location 3512.

Instruction	Description
<code>lb rd, imm16(rs)</code>	$[rd] \Leftarrow \mathbf{Mem}[[rs]+imm16]\{8\}$ (signed)
<code>lbu rd, imm16(rs)</code>	$[rd] \Leftarrow \mathbf{Mem}[[rs]+imm16]\{8\}$
<code>lh rd, imm16(rs)</code>	$[rd] \Leftarrow \mathbf{Mem}[[rs]+imm16]\{16\}$ (signed)
<code>lhu rd, imm16(rs)</code>	$[rd] \Leftarrow \mathbf{Mem}[[rs]+imm16]\{16\}$
<code>lw rd, imm16(rs)</code>	$[rd] \Leftarrow \mathbf{Mem}[[rs]+imm16]\{32\}$ (signed)
<code>sb rs, imm16(rd)</code>	$\mathbf{Mem}[[rd]+imm16]\{8\} \Leftarrow [rs]$
<code>sh rs, imm16(rd)</code>	$\mathbf{Mem}[[rd]+imm16]\{16\} \Leftarrow [rs]$
<code>sw rs, imm16(rd)</code>	$\mathbf{Mem}[[rd]+imm16]\{32\} \Leftarrow [rs]$
<code>movn rd, rs, rt</code>	If $[rt] \neq 0$, $[rd] \Leftarrow [rs]$
<code>movz rd, rs, rt</code>	If $[rt] = 0$, $[rd] \Leftarrow [rs]$
<code>move rd, rs</code>	$[rd] \Leftarrow [rs]$ (<i>pseudo-instruction</i>)
<code>mfhi rd</code>	$[rd] \Leftarrow [\text{HI}]$
<code>mflo rd</code>	$[rd] \Leftarrow [\text{LO}]$
<code>mthi rs</code>	$[\text{HI}] \Leftarrow [rs]$
<code>mtlo rs</code>	$[\text{LO}] \Leftarrow [rs]$
<code>la rd, label</code>	$[rd] \Leftarrow$ address corresponding to <i>label</i> (<i>pseudo-instruction</i>)
<code>lui rd, imm16</code>	$[rd] \Leftarrow$ unsigned 16-bit immediate <i>imm16</i>
<code>li rd, imm32</code>	$[rd] \Leftarrow$ 32-bit immediate, <i>imm32</i> (<i>pseudo-instruction</i>)

Table 3.6: Data-movement instructions