

IPC-A-610G

Acceptability of Electronic Assemblies

If a conflict occurs between the English language and translated versions of this document, the English version will take precedence.

Developed by the IPC-A-610 Task Group (7-31b) of the Acceptability Subcommittee (7-31) of the Product Assurance Committee (7-30) of IPC

Supersedes:

IPC-A-610F WAM1 -February 2016

IPC-A-610F - July 2014

IPC-A-610E - April 2010

IPC-A-610D - February 2005

IPC-A-610C - January 2000

IPC-A-610B - December 1994

IPC-A-610A - March 1990

IPC-A-610 - August 1983

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC

Table of Contents

1 Gene	eral	1-1	1.11 Acceptance Requirements	1-7
1.1 Sc	ope	1-2	1.12 Inspection Methodology	1-7
			1.12.1 Lighting	1-7
1.2 Pu	rpose	1-3	1.12.2 Magnification Aids	1-7
1.3 Cla	ssification	1-3	2 Applicable Documents	2-1
1.4 Me	asurement Units and Applications	1-3	2.1 IPC Documents	2 1
1.4.1 Ve	erification of Dimensions	1-3	2.1 IPC Documents	2-1
1 F Da	finition of Dominonanto	1.2	2.2 Joint Industry Documents	2-1
1.5 De 1.5.1	finition of Requirements		2.3 Electrostatic Association Documents	2.2
1.5.1.1	Acceptance Criteria		2.3 Electrostatic Association Documents	2-2
1.5.1.2	Target Condition		2.4 JEDEC	2-2
1.5.1.3	Defect Condition			
			2.5 International Electrotechnical Commission	
1.5.1.4	1 Disposition		Documents	2-2
1.5.1.4	Process Indicator Condition			
1.5.1.6	Combined Conditions		2.6 ASTM	2-2
	Conditions Not Specified		2.7 Military Standards	2.2
1.5.1.7	Specialized Designs	1-5	2.7 Willitary Standards	∠-∠
1.6 Pro	ocess Control Methodologies	1-5	3 Handling Electronic Assemblies	3-1
			3.1 EOS/ESD Prevention	3-2
	der of Precedence		3.1.1 Electrical Overstress (EOS)	
1.7.1	Clause References		3.1.2 Electrostatic Discharge (ESD)	
1.7.2	Appendices	1-5	3.1.3 Warning Labels	
		4.5	3.1.4 Protective Materials	
	rms and Definitions			
1.8.1	Board Orientation		3.2 EOS/ESD Safe Workstation/EPA	3-7
1.8.1.1	*Primary Side			
1.8.1.2	*Secondary Side		3.3 Handling Considerations	
1.8.1.3	Solder Source Side		3.3.1 Guidelines	
1.8.1.4	Solder Destination Side		3.3.2 Physical Damage	
1.8.2	*Cold Solder Connection		3.3.3 Contamination	
1.8.3	Diameter		3.3.4 Electronic Assemblies	
1.8.4	Electrical Clearance		3.3.5 After Soldering	
1.8.5	FOD (Foreign Object Debris)		3.3.6 Gloves and Finger Cots	3-12
1.8.6	High Voltage			
1.8.7	Intrusive Solder		4 Hardware	4-1
1.8.8	Locking Mechanism		A A Thorston and Australia Para	4.0
1.8.9	Meniscus (Component)		4.1 Hardware Installation	
1.8.10	*Nonfunctional Land		4.1.1 Electrical Clearance	
1.8.11	Pin-in-Paste		4.1.2 Interference	
1.8.12	Solder Balls		4.1.3 Component Mounting – High Power	
1.8.13	*Stress Relief		4.1.4 Heatsinks	
1.8.14	Wire Overlap		4.1.4.1 Insulators and Thermal Compounds	
1.8.15	Wire Overwrap	1-6	4.1.4.2 Contact	4-8
			4.1.5 Threaded Fasteners and Other	
1.9 Re	quirements Flowdown	1-6	Threaded Hardware	
		_	4.1.5.1 Torque	
1.10 P	ersonnel Proficiency	1-7	4.1.5.2 Wires	4-13

4.2 Jac	kpost Mounting	4-15	6.1.2	Rolled Flange	
1 2 Co	nnector Pins	1 14	6.1.3	Flared Flange	
			6.1.4	Controlled Split	
4.3.1	Edge Connector Pins		6.1.5	Solder	6-10
4.3.2	Press Fit Pins				
4.3.2.1	Soldering	4-20	6.2 Ins	sulation	
4 4 10/:-	o Dundle Conuins	4.22	6.2.1	Damage	
	re Bundle Securing		6.2.1.1	Presolder	6-12
4.4.1	General		6.2.1.2	Post-Solder	6-14
4.4.2	Lacing		6.2.2	Clearance	6-15
4.4.2.1	Damage	4-27	6.2.3	Insulation	6-17
			6.2.3.1	Placement	6-17
	uting - Wires and Wire Bundles		6.2.3.2	Damage	6-19
4.5.1	Wire Crossover				
4.5.2	Bend Radius		6.3 Co	onductor	6-20
4.5.3	Coaxial Cable		6.3.1	Deformation	6-20
4.5.4	Unused Wire Termination	4-31	6.3.2	Damage	6-21
4.5.5	Ties over Splices and Ferrules	4-32	6.3.2.1	Stranded Wire	
			6.3.2.2	Solid Wire	
5 Solde	ering	5-1	6.3.3	Strand Separation (Birdcaging) –	0 22
	-		0.5.5	Presolder	4 22
5.1 S ol	dering Acceptability Requirements	5-3	() 1	Strand Separation (Birdcaging) –	0-22
			6.3.4		(22
	dering Anomalies			Post-Solder	
5.2.1	Exposed Basis Metal	5-4	6.3.5	Tinning	6-24
5.2.2	Pin Holes/Blow Holes	5-6	/ / 50	mice Leene	4 24
5.2.3	Reflow of Solder Paste	5-7	6.4 Se	rvice Loops	0-20
5.2.4	Nonwetting	5-8	6.5 Stı	ress Relief	6-27
5.2.5	Cold/Rosin Connection	5-9	6.5.1	Bundle	6-27
5.2.6	Dewetting	5-9	6.5.2	Lead/Wire Bend	
5.2.7	Excess Solder				
5.2.7.1	Solder Balls	5-11	6.6 Le	ad/Wire Placement - General	
5.2.7.2	Bridging		Re	equirements	6-30
5.2.7.3	Solder Webbing/Splashes				
5.2.8	Disturbed Solder		6.7 So	lder - General Requirements	6-31
5.2.9	Fractured Solder				
5.2.10	Solder Projections		6.8 Tu	rrets and Straight Pins	6-33
5.2.11	Lead-Free Fillet Lift		6.8.1	Lead/Wire Placement	6-33
5.2.12	Lead-Free Hot Tear/Shrink Hole		6.8.2	Solder	6-35
5.2.12	Probe Marks and Other Similar Surface	5-16			
5.2.13		Г 10	6.9 Bif	furcated	6-36
- 0 4 4	Conditions in Solder Joints	5-19	6.9.1	Lead/Wire Placement - Side Route	
5.2.14	Partially Visible or Hidden Solder		0.7.1	Attachments	6-36
	Connections	5-20	6.9.2	Lead/Wire Placement – Staked Wires	
			6.9.3	Lead/Wire Placement – Staked Wires Lead/Wire Placement – Bottom and Top	0-37
6 Term	inal Connections	6-1	0.9.3	•	4 10
	and Handrier		4 0 4	Route Attachments	
	aged Hardware		6.9.4	Solder	6-41
5.1.1	Terminals				
5.1.1.1	Terminal Base to Land Separation			lotted	
5.1.1.2	Turret		6.10.1	Lead/Wire Placement	
5.1.1.3	Bifurcated	6-6	6.10.2	Solder	6-45

6.11 Pi	erced/Perforated	. 6-46	7.3 Sup	ported Holes	7-31
6.11.1	Lead/Wire Placement	. 6-46	7.3.1	Axial Leaded - Horizontal	7-31
6.11.2	Solder	. 6-48	7.3.2	Axial Leaded – Vertical	7-33
			7.3.3	Wire/Lead Protrusion	7-35
6.12 H	ook	. 6-49	7.3.4	Wire/Lead Clinches	
6.12.1	Lead/Wire Placement	. 6-49	7.3.5	Solder	
6.12.2	Solder		7.3.5.1	Vertical Fill (A)	
			7.3.5.2	Solder Destination Side – Lead to	
6.13 Sc	older Cups	. 6-52		Barrel (B)	7-43
6.13.1	Lead/Wire Placement		7.3.5.3	Solder Destination Side – Land Area	
6.13.2	Solder			Coverage (C)	7-45
			7.3.5.4	Solder Source Side – Lead to Barrel (D)	
6.14 A\	NG 30 and Smaller Diameter Wires -		7.3.5.5	Solder Source Side – Land Area	
	ead/Wire Placement	6-56	,,,,,,,	Coverage (E)	7-47
	ad Wile Flacement	. 0 00	7.3.5.6	Solder Conditions – Solder in Lead Bend	
6.15 Se	eries Connected	. 6-57	7.3.5.7	Solder Conditions – Touching Through-Hole	, 10
			7.0.0.7	Component Body	7_40
6.16 Ed	lge Clip - Position	. 6-58	7.3.5.8	Solder Conditions – Meniscus in Solder	
			7.3.5.9	Lead Cutting after Soldering	
7 Throu	ugh-Hole Technology	7-1		Coated Wire Insulation in Solder	
- 4 0		7.0		Interfacial Connection without Lead – Vias	
	mponent Mounting			Board in Board	
7.1.1	Orientation		7.3.3.12	Board III Board	1-33
7.1.1.1	Orientation – Horizontal		7.4 Uns	supported Holes	7-58
7.1.1.2	Orientation – Vertical		7.4.1	Axial Leads - Horizontal	
7.1.2	Lead Forming		7.4.2	Axial Leads – Vertical	
7.1.2.1	Bend Radius		7.4.3	Wire/Lead Protrusion	
7.1.2.2	Space between Seal/Weld and Bend		7.4.4	Wire/Lead Clinches	
7.1.2.3	Stress Relief		7.4.5	Solder	
7.1.2.4	Damage		7.4.6	Lead Cutting after Soldering	
7.1.3	Leads Crossing Conductors		7.4.0	Lead Cutting after Soldering	7-00
7.1.4	Hole Obstruction		7.5 Jun	nper Wires	7-66
7.1.5	DIP/SIP Devices and Sockets		7.5.1	Wire Selection	
7.1.6	Radial Leads - Vertical		7.5.2	Wire Routing	
7.1.6.1	Spacers		7.5.3	Wire Staking	
7.1.7	Radial Leads - Horizontal	. 7-18	7.5.4	Supported Holes	
7.1.8	Connectors		7.5.4.1	Supported Holes – Lead in Hole	
7.1.8.1	Right Angle	. 7-21	7.5.5	Wrapped Attachment	
7.1.8.2	Vertical Shrouded Pin Headers and Vertical				
	Receptacle Connectors	. 7-22	7.5.6	Lap Soldered	1-13
7.1.9	Conductive Cases	. 7-23	8 Surfa	ace Mount Assemblies	8-1
7.2 Cor	nponent Securing	7-23	8.1 Stal	king Adhesive	8-3
7.2.1	Mounting Clips			Component Bonding	
7.2.1	Adhesive Bonding			Mechanical Strength	
7.2.2.1	Adhesive Bonding – Nonelevated	. 1 20	J <u>L</u>		0 1
ı .∠.∠. I	Components	7-26	8.2 SM	Γ Leads	8-6
7.2.2.2	Adhesive Bonding – Elevated	. 1-20		Plastic Components	
1.2.2.2	_	7 20		•	
7.2.3	Other Devices			Damage	
1.2.3	OTHER DEVICES	. /-30	8.2.3	Flattening	ŏ-/

8.3 SMT	Connections	8-7	8.3.4.6	Minimum Fillet Height (F)	
8.3.1 Chi	p Components - Bottom Only		8.3.4.7	Solder Thickness (G)	8-46
	minations	8-8	0 2 E Ela	it Gull Wing Leads	0 17
	Side Overhang (A)		8.3.5.1	Side Overhang (A)	
	End Overhang (B)		8.3.5.2	Toe Overhang (B)	
	End Joint Width (C)		8.3.5.3	Minimum End Joint Width (C)	
	Side Joint Length (D)		8.3.5.4	Minimum Side Joint Length (D)	
	Maximum Fillet Height (E)		8.3.5.5	Maximum Heel Fillet Height (E)	
	Minimum Fillet Height (F)		8.3.5.6	Minimum Heel Fillet Height (F)	
	Solder Thickness (G)		8.3.5.7	Solder Thickness (G)	
	End Overlap (J)		8.3.5.8	Coplanarity	
8.3.2 Red	ctangular or Square End Chip		836 Ro	und or Flattened (Coined) Gull	
	mponents - 1, 2, 3 or 5 Side			ng Leads	8-60
	mination(s)	. 8-15	8.3.6.1	Side Overhang (A)	
8.3.2.1	Side Overhang (A)		8.3.6.2	Toe Overhang (B)	
8.3.2.2	End Overhang (B)		8.3.6.3	Minimum End Joint Width (C)	
8.3.2.3	End Joint Width (C)		8.3.6.4	Minimum Side Joint Length (D)	
8.3.2.4	Side Joint Length (D)		8.3.6.5	Maximum Heel Fillet Height (E)	
8.3.2.5	Maximum Fillet Height (E)		8.3.6.6	Minimum Heel Fillet Height (F)	
8.3.2.6	Minimum Fillet Height (F)		8.3.6.7	Solder Thickness (G)	
8.3.2.7	Solder Thickness (G)		8.3.6.8	Minimum Side Joint Height (Q)	
8.3.2.8	End Overlap (J)		8.3.6.9	Coplanarity	
8.3.2.9	Termination Variations	. 8-26		1	
8.3.2.9.1	Mounting on Side (Billboarding)	. 8-26	8.3.7 J L	eads	8-68
8.3.2.9.2	Mounting Upside Down		8.3.7.1	Side Overhang (A)	8-68
8.3.2.9.3	Stacking	. 8-29	8.3.7.2	Toe Overhang (B)	
8.3.2.9.4	Tombstoning	. 8-30	8.3.7.3	End Joint Width (C)	
8.3.2.10	Center Terminations	. 8-31	8.3.7.4	Side Joint Length (D)	
8.3.2.10.1	Solder Width of Side Termination	. 8-31	8.3.7.5	Maximum Heel Fillet Height (E)	
8.3.2.10.2	Minimum Fillet Height of Side Termination	. 8-32	8.3.7.6	Minimum Heel Fillet Height (F)	
			8.3.7.7	Solder Thickness (G)	
8.3.3 Cyl	indrical End Cap Terminations		8.3.7.8	Coplanarity	8-76
8.3.3.1	Side Overhang (A)	. 8-34			
8.3.3.2	End Overhang (B)	. 8-35	8.3.8 Bu	tt/I Connections	8-77
8.3.3.3	End Joint Width (C)		8.3.8.1	Modified Through-Hole Terminations	
8.3.3.4	Side Joint Length (D)	. 8-37	8.3.8.1.1	Maximum Side Overhang (A)	8-78
8.3.3.5	Maximum Fillet Height (E)	. 8-38	8.3.8.1.2	Toe Overhang (B)	
8.3.3.6	Minimum Fillet Height (F)	. 8-39	8.3.8.1.3	Minimum End Joint Width (C)	8-79
8.3.3.7	Solder Thickness (G)	. 8-40	8.3.8.1.4	Minimum Side Joint Length (D)	8-79
8.3.3.8	End Overlap (J)	. 8-41	8.3.8.1.5	Maximum Fillet Height (E)	8-79
			8.3.8.1.6	Minimum Fillet Height (F)	8-80
8.3.4 Cas	stellated Terminations	. 8-42	8.3.8.1.7	Solder Thickness (G)	8-80
8.3.4.1	Side Overhang (A)		8.3.8.2	Solder Charged Terminations	8-81
8.3.4.2	End Overhang (B)		8.3.8.2.1	Maximum Side Overhang (A)	
8.3.4.3	Minimum End Joint Width (C)		8.3.8.2.2	Maximum Toe Overhang (B)	
8.3.4.4	Minimum Side Joint Length (D)	. 8-45	8.3.8.2.3	Minimum End Joint Width (C)	8-83
8.3.4.5	Maximum Fillet Height (E)	. 8-45	8.3.8.2.4	Minimum Fillet Height (F)	8-83

8.3.9 Flat Lug Leads and Flat Unformed Leads 8-84			9.2 Chip Resistor Element		
8.3.10	Tall Profile Components Having Bottom	0.07	9.3 Lea	ded/Leadless Devices	9-4
	Only Terminations		9.4 Cer	amic Chip Capacitors	9-8
8.3.11	Inward Formed L-Shaped Ribbon Leads	8-87	9.5 Con	nectors	9-10
8.3.12	Surface Mount Area Array	8-89			
8.3.12.1	9		9.6 Rela	ays	9-13
8.3.12.2	1 3		9.7 Mad	gnetic Components	9-13
8.3.12.3				,	
8.3.12.4			9.8 Con	nectors, Handles, Extractors, Latches	9-14
8.3.12.5	<u> </u>				0.15
8.3.12.6	6 Package on Package	8-94	9.9 Edg	e Connector Pins	9-15
8.3.13	Bottom Termination Components		9.10 Pr	ess Fit Pins	9-16
	(BTC)	8-96	9.11 Ba	ckplane Connector Pins	9-17
8.3.14	Components with Bottom Thermal Plane Terminations	8-98	9.12 He	eat Sink Hardware	9-18
8.3.15	Flattened Post Connections	8-100	9.13 Th	readed Items and Hardware	9-19
	Maximum Termination Overhang –		10 Drin	ted Circuit Boards and Assemblies	10 1
	Square Solder Land	8-100	IO FIIII	ted Circuit Boards and Assemblies	10-1
8.3.15.2	2 Maximum Termination Overhang –		10.1 No	on-Soldered Contact Areas	10-2
	Round Solder Land	8-101	10.1.1	Contamination	
8.3.15.3	3 Maximum Fillet Height	8-101	10.1.2	Damage	10-4
8.3.16	P-Style Connections	8-102	10.2 La	minate Conditions	10-4
8.3.16.1	Maximum Side Overhang (A)	8-103	10.2.1	Measling and Crazing	
8.3.16.2	2 Maximum Toe Overhang (B)	8-103	10.2.2	Blistering and Delamination	
8.3.16.3	B Minimum End Joint Width (C)	8-104	10.2.3	Weave Texture/Weave Exposure	
8.3.16.4	Minimum Side Joint Length (D)	8-104	10.2.4	Haloing	
8.3.16.5	5 Minimum Fillet Height (F)	8-105	10.2.5	Edge Delamination, Nicks and Crazing	
			10.2.6	Burns	
8.4 Sp	ecialized SMT Terminations	8-106	10.2.7	Bow and Twist	10-15
8 5 Su	rface Mount Connectors	8-107	10.2.8	Depanelization	
			10 3 Co	onductors/Lands	10-18
	mper Wires		10.3.1	Reduction	
8.6.1	SMT	8-109	10.3.1	Lifted	
8.6.1.1	Chip and Cylindrical End Cap		10.3.2	Mechanical Damage	
	Components		10.5.5	Wechanical Damage	10-21
8.6.1.2	Gull Wing		10 / El	exible and Rigid-Flex Printed Circuitry	10.22
8.6.1.3	J Lead			Damage	
8.6.1.4	Castellations		10.4.1	Delamination/Blister	
8.6.1.5	Land	8-112	10.4.2 10.4.2.1	Flex	
				Flex to Stiffener	
9 Con	nponent Damage	9-1		Solder Wicking	
011-	ss of Metallization	0.2	10.4.3	9	
7.1 LO	ss or merginzation	9-2	10.4.4	Attachment	10-27

10.5 Ma	arking	. 10-28	10.8.2	Coverage	10-52
10.5.1	Etched (Including Hand Printing)	10-30	10.8.3	Thickness	10-54
10.5.2	Screened	10-31	10.8.4	Electrical Insulation Coating	10-55
10.5.3	Stamped	10-33	10.8.4.1	Coverage	10-55
10.5.4	Laser	10-34	10.8.4.2	Thickness	10-55
10.5.5	Labels	10-35			
10.5.5.1	Bar Coding/Data Matrix	10-35			10 5
10.5.5.2	Readability	10-36	10.9 Er	ncapsulation	10-56
10.5.5.3	Labels - Adhesion and Damage	10-37			
10.5.5.4	Position	10-37	11 Disc	rete Wiring	11-1
10.5.6	Radio Frequency Identification				
	(RFID) Tags	10-38	11.1 Sc	olderless Wrap	11-2
			11.1.1	Number of Turns	11-3
10.6 CI	eanliness	10-39	11.1.2	Turn Spacing	11-4
10.6.1	Flux Residues	10-40	11.1.3	End Tails and Insulation Wrap	
10.6.2	Foreign Object Debris (FOD)	10-41	11.1.4	Raised Turns Overlap	
10.6.3	Chlorides, Carbonates and White		11.1.5	Connection Position	11-8
	Residues	10-42	11.1.6	Wire Dress	
10.6.4	Flux Residues - No-Clean Process -		11.1.7	Wire Slack	
	Appearance	10-44	11.1.8	Wire Plating	
10.6.5	Surface Appearance	10-45	11.1.9	Damaged Insulation	
			11.1.10	Damaged Conductors and Terminals	
10.7 So	older Mask Coating	. 10-46			
10.7.1	Wrinkling/Cracking	10-47			
10.7.2	Voids, Blisters, Scratches		12 Hig	h Voltage	12-1
10.7.3	Breakdown	10-50			
10.7.4	Discoloration	10-51	Append	ix A Minimum Electrical Clearance -	
				Electrical Conductor Spacing	A-´
10.8 Cc	onformal Coating	. 10-51			
10.8.1	General	10-51	Index		. Index-

1 Acceptability of Electronics

General

The follo	owing topics are addressed in this section:		1.8.1.1	*Primary Side	1-5
			1.8.1.2	*Secondary Side	1-5
1.1 Sc	ppe	1-2	1.8.1.3	Solder Source Side	1-5
			1.8.1.4	Solder Destination Side	1-5
1.2 Pui	rpose	1-3	1.8.2	*Cold Solder Connection	1-6
1 2 Cla	ssification	1 2	1.8.3	Diameter	1-6
1.5 Cla	issincation	1-3	1.8.4	Electrical Clearance	1-6
1.4 Me	asurement Units and Applications	1-3	1.8.5	FOD (Foreign Object Debris)	1-6
	erification of Dimensions		1.8.6	High Voltage	1-6
			1.8.7	Intrusive Solder	
1.5 Def	finition of Requirements	1-3	1.8.8	Locking Mechanism	
1.5.1	Acceptance Criteria		1.8.9	Meniscus (Component)	1-6
1.5.1.1	Target Condition		1.8.10	*Nonfunctional Land	
1.5.1.2	Acceptable Condition		1.8.11	Pin-in-Paste	1-6
1.5.1.3	Defect Condition		1.8.12	Solder Balls	1-6
1.5.1.3.	1 Disposition	1-4	1.8.13	*Stress Relief	1-6
1.5.1.4	Process Indicator Condition	1-4	1.8.14	Wire Overlap	
1.5.1.5	Combined Conditions	1-4	1.8.15	Wire Overwrap	1-6
1.5.1.6	Conditions Not Specified	1-4			
1.5.1.7	Specialized Designs	1-5	1.9 Re	quirements Flowdown	1-6
1.6 Pro	ocess Control Methodologies	1-5	1.10 P	ersonnel Proficiency	1-7
1.7 Ord	der of Precedence	1-5			
1.7.1	Clause References	1-5	1.11 A	cceptance Requirements	1-7
1.7.2	Appendices	1-5			
	• •		1.12 In	spection Methodology	1-7
1.8 Ter	ms and Definitions	1-5	1.12.1	Lighting	
1.8.1	Board Orientation	1-5	1.12.2	Magnification Aids	1-7

1 Acceptability of Electronics

General (cont.)

1.1 Scope This Standard is a collection of visual quality acceptability requirements for electronic assemblies. This Standard does not provide criteria for cross-section evaluation.

This document presents acceptance requirements for the manufacture of electrical and electronic assemblies. Historically, electronic assembly standards contained a more comprehensive tutorial addressing principles and techniques. For a more complete understanding of this document's recommendations and requirements, one may use this document in conjunction with IPC-HDBK-001, IPC-AJ-820 and IPC J-STD-001.

The criteria in this Standard are not intended to define processes to accomplish assembly operations nor is it intended to authorize repair/modification or change of the customer's product. For instance, the presence of criteria for adhesive bonding of components does not imply/authorize/require the use of adhesive bonding and the depiction of a lead wrapped clockwise around a terminal does not imply/authorize/require that all leads/wires be wrapped in the clockwise direction.

Users of this Standard should be knowledgeable of the applicable requirements of the document and how to apply them, see 1.3.

IPC-A-610 has criteria outside the scope of IPC J-STD-001 defining handling, mechanical and other workmanship requirements. Table 1-1 is a summary of related documents.

IPC-AJ-820 is a supporting document that provides information regarding the intent of this specification content and explains or amplifies the technical rationale for transition of limits through Target to Defect condition criteria. In addition, supporting information is provided to give a broader understanding of the process considerations that are related to performance but not commonly distinguishable through visual assessment methods.

Table 1-1 Summary of Related Documents

Document Purpose	Spec.#	Definition
Design Standard	IPC-2220-FAM IPC-7351 IPC-CM-C770	Design requirements reflecting three levels of complexity (Levels A, B, and C) indicating finer geometries, greater densities, more process steps to produce the product.
		Component and Assembly Process Guidelines to assist in the design of the bare board and the assembly where the bare board processes concentrate on land patterns for surface mount and the assembly concentrates on surface mount and through-hole principles which are usually incorporated into the design process and the documentation.
PCB – Printed Circuit Board – Requirements	IPC-6010-FAM IPC-A-600	Requirements and acceptance documentation for rigid, rigid flex, flex and other types of substrates.
End Item Documentation	IPC-D-325	Documentation depicting bare board specific end product requirements designed by the customer or end item assembly requirements. Details may or may not reference industry specifications or workmanship standards as well as customer's own preferences or internal standard requirements.
Process Requirement Standard	J-STD-001	Requirements for soldered electrical and electronic assemblies depicting minimum end product acceptable characteristics as well as methods for evaluation (test methods), frequency of testing and applicable ability of process control requirements.
Acceptability Standard	IPC-A-610	Pictorial interpretive document indicating various characteristics of the board and/or assembly as appropriate relating to desirable conditions that exceed the minimum acceptable characteristics indicated by the end item performance standard and reflect various out-of-control (process indicator or defect) conditions to assist the shop process evaluators in judging need for corrective action.
Training Programs (Optional)		Documented training requirements for teaching and learning process procedures and techniques for implementing acceptance requirements of either end item standards, acceptability standards, or requirements detailed on the customer documentation.
Rework and Repair	IPC-7711/7721	Documentation providing the procedures to accomplish conformal coating and component removal and replacement, solder resist repair, and modification/repair of laminate material, conductors, and plated through-holes.