

**III B. Tech I Semester Regular/Supplementary Examinations, December -2023**  
**DIGITAL LOGIC DESIGN**

(Com to CSE,IT)

Time: 3 hours

Max. Marks: 70

Answer any **FIVE** Questions **ONE** Question from **Each unit**

All Questions Carry Equal Marks

\*\*\*\*\*

**UNIT-I**

1. a) Perform the binary subtraction using 2's complement method and 1's complement method.  $(1001)_2 - (1010)_2$ . [7M]  
 b) Convert the following i)  $AB_{16} = ()_{10}$  ii)  $1234_8 = ()_{10}$  iii)  $772_{10} = ()_{16}$ . [7M]  
 (OR)
2. a) Convert the given expressions in standard SOP form [7M]  
 i)  $f(A,B,C) = A + AB + CB$  ii)  $f(P,Q,R) = PQ + R + PR$   
 b) State and prove the following laws of Boolean algebra. [7M]  
 i) Commutative ii) associative iii) distributive

**UNIT-II**

3. a) Simplify the following function using K-Map:  $F(A,B,C,D) = \Sigma(0,2,3,8,10,11,12,14)$  [7M]  
 b) Implement Carry look-a-head adder circuit and explain its operation briefly. [7M]  
 (OR)
4. a) Design a full adder by using two half adders. [7M]  
 b) Simplify the following function using K-Map:  $F(A,B,C,D,E) = \Pi(0,1,6,7,8,9,21,22,23,29,31)$  [7M]

**UNIT-III**

5. a) Design a 4:16 decoder with basic gates. [7M]  
 b) Draw the pin diagram and obtain the truth table of IC7485? [7M]  
 (OR)
6. a) Design a combinational circuit for a 2-bit magnitude comparator. [7M]  
 b) Design a 4 to 2 priority encoder. [7M]

**UNIT-IV**

7. a) Classify Shift Registers? Design and Explain any one of the Shift Registers. [7M]  
 b) Design mod-10 counter with JK flip-flops. [7M]  
 (OR)
8. a) What is Race condition and explain about the operation of clocked RS flip-flop. [7M]  
 b) Convert the JK Flip-flop in to RS flip-flop. [7M]

**UNIT-V**

9. a) Design a finite state machine which can detect the sequence 0010 by using JK flip-flop. [7M]  
 b) Explain the designing steps to convert Mealy machine to Moore machine. [7M]  
 (OR)
10. a) Explain the differences between Mealy and Moore Machine. [7M]  
 b) What is a Finite State Machine? Explain the capabilities and limitations of Finite State Machine. [7M]



**III B. Tech I Semester Regular/Supplementary Examinations, December -2023**  
**DIGITAL LOGIC DESIGN**

(Com to CSE,IT)

Time: 3 hours

Max. Marks: 70

Answer any **FIVE** Questions **ONE** Question from **Each unit**

All Questions Carry Equal Marks

\*\*\*\*\*

**UNIT-I**

1. a) Convert the following to required form i)  $(163.789)_{10} = ( )_8$  [7M]  
 ii)  $(101101110001.00101)_2 = ( )_{10}$ . iii)  $(292)_{16} = ( )_2$ .  
 b) Perform the given subtraction using 1's and 2's complement methods:  $(10110)_2 - (1101101)_2$ . [7M]

(OR)

2. a) Reduce the following Boolean expressions. i)  $AB + A(B+C) + B(B+C)$ . [7M]  
 ii)  $ABEF + AB(EF)' + (AB)'EF$ . iii)  $A'B' + A'BC' + A'BCD + A'BC'D'E$ .  
 b) Write the Postulates and theorems of Boolean Algebra. [7M]

**UNIT-II**

3. a) Simplify the following 6 Variable function using K-Map:  $F = \Sigma(0,5,7,8,9,12,13,23,24,25,28,29,37,40,42,44,46,55,56,57,60,61)$  [7M]  
 b) Implement a 4 bit BCD to Binary code converter. [7M]

(OR)

4. a) Simplify the following function using Tabular method: [7M]  
 $F(A,B,C,D) = \Pi(2,4,5,9,12,13)$   
 b) Implement a 4 bit Binary to BCD code converter. [7M]

**UNIT-III**

5. a) Explain 16x1 multiplexer with the help of truth table and logic diagram. [7M]  
 b) Draw the circuit diagram of a full subtractor using NOR gates. [7M]

(OR)

6. a) What is decoder? Construct a 4:16 decoder with two 3:8 decoders. [7M]  
 b) Implement the following Boolean function using 4:1 Mux:  $F(A,B,C,D) = \Sigma(1,2,5,8,9,12,14)$  [7M]

**UNIT-IV**

7. a) Convert the JK flip-flop to T flip-flop. [7M]  
 b) What is race around condition? Explain how is it eliminated in master-slave flip-flops with diagram? [7M]

(OR)

8. a) Draw an eat circuit diagram of an egativeedgetriggered JK flip-flop and explain its operation. [7M]  
 b) Draw the circuit diagram of 4-bit Johnson counter using D flip-flop and explain [7M]

**UNIT-V**

9. a) What is a Finite State Machine? Explain the capabilities and limitations of Finite State Machine. [7M]  
 b) Design a finite state machine which can detect 0111. [7M]

(OR)

10. a) List out the designing steps to convert Moore machine to Mealy machine? [7M]  
 b) Explain the differences between Mealy and Moore Machine? [7M]

**III B. Tech I Semester Regular/Supplementary Examinations, December -2023**  
**DIGITAL LOGIC DESIGN**  
 (Com to CSE,IT)

Time: 3 hours

Max. Marks: 70

Answer any **FIVE** Questions **ONE** Question from **Each unit**  
 All Questions Carry Equal Marks

\*\*\*\*\*

**UNIT-I**

1. a) Convert the following numbers. i)(10101100111.0101)<sub>2</sub> to Base10. [7M]  
 ii)(153.513)<sub>10</sub> to base8.
- b) Represent the decimal numbers 0 to 7, -7 to -1 in signed magnitude, 1's complement, 2's complement forms using 4-bits. [7M]

(OR)

2. a) Obtain the canonical sum of product form of  $f = A'BC + B'C'(A+D)$  and  $f = A(C+D) + BC'$  [7M]
- b) Express the following function in sum of minterms and product of maxterms. [7M]  
 $F(A,B,C,D) = B'D + A'D + BD$

**UNIT-II**

3. a) Simplify the following 5 Variable function using K-Map:  $F = \Sigma(0,2,3,5,7,8,10,11,14,15,16,18,24,26,27,29,30,31)$  [7M]
- b) Design a 4 bit adder-subtractor circuit and explain its operation. [7M]

(OR)

4. a) Simplify the following function using Tabular method: [7M]  
 $F(A,B,C,D) = \Sigma(0,2,3,6,7,8,10,12,13)$
- b) Implement a 4 bit Gray to Binary code converter. [7M]

**UNIT-III**

5. a) Implement a 4-bit digital comparator and explain its operation. [7M]
  - b) Distinguish between PROM, PLA and PAL. [7M]
- (OR)
6. a) Implement a seven segment decoder and explain its operation. [7M]
  - b) What is a de-multiplexer? Construct a 1:8 de-multiplexer with two 1:4 de-multiplexers. [7M]

**UNIT-IV**

7. a) Distinguish between combinational logic and sequential logic. [7M]
  - b) Design a 4-bit ripple counter using T-flip-flop. Explain using waveforms. [7M]
- (OR)
8. a) Explain the working of a 4-bit register which uses parallel load with a logic diagram. [7M]
  - b) Design a 4-bit Johnson counter using T-flop flops and draw the circuit diagram and timing diagrams. [7M]

**UNIT-V**

9. a) What is a Finite State Machine? Explain the capabilities and limitations of Finite State Machine. [7M]
  - b) Design a finite state machine which can detect 0011 [7M]
- (OR)
10. a) Differentiate the Mealy machine and Moore machine. [7M]
  - b) Discuss the process to convert Moore machine to Mealy machine? [7M]