Code No: **R1632043**

R16

SET - 1

III B. Tech II Semester Regular/Supplementary Examinations, August-2021 VLSI DESIGN

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

Time: 3 hours

Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B			
		<u>PART -A</u> (14)	Marks)
1.	a)b)c)d)e)f)	Explain the role of pass transistors. What is the fundamental goal in device modelling? Write a short note on Propagation Delays. Define ESD protection. Write the principle of any one fast multiplier. What is the interconnect design.	[2M] [2M] [2M] [3M] [3M] [2M]
		$\underline{PART - B} \tag{56}$	Marks)
2.	,	With neat diagrams, explain the different steps in p-well fabrication of CMOS transistors. Explain with neat diagrams the various NMOS fabrication technologies.	[7M]
3.	a) b)	Using flow diagram explain the VLSI design process. Draw the stick diagram layout of 8:1 inverter using nMOS and CMOS technologies.	[7M] [7M]
4.	a) b)	Derive the expression for the CMOS inverter delay. Explain about the scaling models and the scaling factors of MOS circuits.	[7M] [7M]
5.	a) b)	Write short note on chip input circuits and output circuits. Explain fault models of VLSI Design.	[7M] [7M]
6.	a) b)	Explain the configuration and logic block architecture of a FPGA. Draw the structure of a 4×4 static RAM and explain its operation.	[7M] [7M]
7.	a) b)	Explain the various types of IC packages. Explain the need for low power design circuits in VLSI chip fabrication.	[7M] [7M]
