


Fig.3 Burst Traffic Timeline (Ascend 910B3, Scenario S2: 10 -> 80 -> 10 RPS)

(A) RPS and Latency over Time



(B) SLA Violation Rate (SVR = 0% during entire burst phase)

