

Output Unit


- video monitor
- Projector
- plotter
- printer
- Speaker

Memory Unit

⇒ The memory unit is used to store the programs or data.

There are two types of memory devices are used in computer system.

Memory Unit



⇒ Primary Memory → The primary memory is called as main memory. the programme in data stored in main memory at the time of an execution.

⇒ The main memory is a semiconductor memory.

⇒ It consist of the large no of semiconductor cells which is capable of storing one bit of information.

⇒ These cells are group to store a word of information.

⇒

Secondary Memory ⇒ Secondary storage devices are used to store large amount of data.

⇒ Example ⇒ Compact disk, floppy disk, Hard disk, magnetic tape.

Arithmetic & Logical Unit ⇒ The Arithmetic & Logic Unit (A.L.U) is responsible for performing arithmetic operations such as (+), subtraction (-), multiplication (*), division & logical operations (AND, OR, Negation (!), ~) etc. to perform these operations Operands from the main memory are brought into the high speed storage elements called Register of the Processor.


⇒ Register → Temp-Storage space

Control Unit ⇒ The control unit coordinates and control the activities among the functional units. the basic function of

Control unit fetch the instruction from the main memory, identify the operation and the devices involved in it and generate control signals.

Computer Types & Classification


Computers are classified into 3 categories



General purpose ⇒ The computers that are used for any type of application are called general purpose computers.

⇒ general computers are used to solve business problem or can solve mathematical equations.
Special purpose computers ⇒ The computers that are used for specific purpose are known as Special purpose computers.

Ex! - Computer used in weather forecasting, Rocket launching,



First generation computers
⇒ First generation computers were very bulky in size hence required large room for installation.

⇒ They used thousand of vacuum tubes hence can assume more power.

Second generation
⇒ Capacitors and transistors are used instead of vacuum tubes.
⇒ They were much smaller in size.

- ⇒ They were less expensive to produce.
- ⇒ They have less hardware failure.

Third Generation Computer

- ⇒ They consume less power and emit less heat.
- ⇒ They have faster and larger memory made of semiconductor.


Fourth Generation Computer

- ⇒ LSI were used in this generation.
- ⇒ In LSI more than 30 thousand electronic component integrate in a single chip.
- ⇒ Semiconductor memory is replaced by magnetic core memory.
- ⇒ They consume less power and more reliable.

Fifth Generation Computer

- ⇒ In this generation VLSI and ULSI technology are used.
- ⇒ They have faster and larger storage memory.
- ⇒ Laptop, notebook, smart phones are much smaller and handy to allow user to use computing while travelling.

Basic Operation Concept



PC — Program Counter

IR — Instruction Register

MDR — Memory Data Register

A.L.U — Arithmetic & logical unit

C.U — control unit

MAR — Memory address register

⇒ The basic function is to execute program instruction are store in the computer memory.

⇒ These instructions are executed to process data which is loaded input Computer memory throw input unit.

⇒ After Processing the data the result is either store back into the Computer memory for further reference.

⇒ or it is send to outside word through the output unit.

⇒ All functional unit of the Computer Conducive to execute of a program.

⇒ To perform execution of instructions the processor contains a number of registers used for temporary storage of code.

⇒ There special register include -

(1) Program Counter

(2) instruction register

(3) memory address register

(4) Memory data register.

Program Counter (P.C)

⇒ A program is a series of instructions stored in the memory.

⇒ These instructions tell the C.P.U how to get the desired result.

⇒ It is important that these instructions must be executed in a proper model order to get correct result.

⇒ The sequence of instructions is monitored by the program Counter.

⇒ Keep track of which instruction is being executed and what will be the next one.

Instruction Register (IR)

⇒ It is use to hold the instruction that is currently executed.

Memory data register (MAR)

⇒ These registers are use to handle the data transfer between the main memory and the processor.

⇒ The memory address register hold the address of main memory to or which from data is to be transfer.

Memory Data Register (MDR)

⇒ It is some time called memory buffer register. Contains the data to be written (return) into or read from the address word of the main memory.

General purpose registers (G.P.R)

⇒ These registers are used for whole the operand from arithmetic & logic operations.


⇒ These registers are also use for frequently data storage.

Inter Connection Structure :-

- ⇒ There are three basic component (i.e.) Processor, memory & I/O module of a Computer System that communicate with each other are interconnected in various path.
- ⇒ a collection of Path connecting the various module is called interconnection structure.

⇒ These module are discuss as follow:-

(i) Memory module




⇒ Memory is specified as $N \times M$ where 2^N is the no. of words that can be stored & M is the length of words.

- ⇒ Each word is assigned with an unique address ($0, 1, 2, \dots, 2^N$)
- ⇒ with the help of control signal RD, RW & CS memory read or write operation can be indicated
- ⇒ for ROM WR signal is not required.

∴

(2) I/O Module



[Fig:- Interconnection structure for I/O module]

⇒ The CPU read Data from input device and write Data to output devices and each device has an unique address.


⇒ The input/output operation of I/O Module is control by read/write (RD) (WR) (CS)

⇒ I/O module can send interrupt signal to the C.P.U.

⇒

(S) C.P.U Module

⇒



[fig:- Interconnection for CPU module]

- ⇒ C.P.U read instruction & data & write data after processing, generate CS to control the overall operations of the system.
⇒ It also receives interrupt signal from the i/p output module.

⇒

[Buses] (Architecture)

- ⇒ A group of wires called bus.
⇒ It is used to transmission

information. It used to necessary signal for communication b/w modules.


⇒ A bus is a shared transmission medium, must only be used by one device at a time.

⇒ when we to connect major Computer Components

Ex - C.P.U, Memory - is called a System bus

⇒ a System bus is separated into functional groups (i.e.) data bus, address bus, and control bus.

[fig:- Bus Interaction Scheme]



Data Bus / line :-

- move Data between System module, The data bus lines are bidirectional (i.e) C.P.U can read data on these lines from memory form memory or from port as well as send data out on these lines to way memory location or to a port.
- width is a key factor. It determines no of bytes that can be transferred in one cycle and hence the overall system performance.

- It is also used to address input/output port.
- The higher order bit select a particular module and lower order bit select a memory location for input output port within the module.

↳

Control Bus / line

- Control access to and use of data and address lines.
- Control lines input


- Memory read & memory write
- H_i read & H_o write
- Transfer ACK
- Bus request and bus grant
- Interrupt request and interrupt ACK
- Clock
- Reset

According to structure :- There are two types of bus :-

Addres Bus / line

- It designate source or destination of data on data bus.
- It is unidirectional.
- Width determines possible memory capacity of the system.

(i) Single Bus Structure:-



[fig:- Single Bus]


- ⇒ Data bus, address bus, control bus are represented by a single bus. hence such interconnection bus structure is called single bus structure.
- ⇒ In a single bus structure all units are connected to common bus called system bus.
- ⇒ However, with single bus only two units can communicate with each other at a time.
- ⇒ The bus control line are used to handle multiple request for use of the bus.

Advantage of single bus structure :-

- ① It is low cost.
- ② Flexibility for any peripheral devices.

③ Multiple Bus Structure


[fig:- Traditional Bus structure]



SCSI → Small Computer System Interface

- ⇒ The Traditional bus connection uses three buses. Local bus, System bus, Expansion bus.
- ⇒ The use of Cache structure provides C.P.U. to frequent access to memory.
- ⇒ The main memory can move off local bus to a System bus.

- ⇒ The Expansion bus interface -
- ① Buffer Data transfer between System and I/O controller on expansion bus.
 - ② Isolate memory to processor traffic to I/O Traffic.



⇒ It is specifically design to support High Capacity input Output devices.


- ⇒ It uses High speed bus along with the three buses we in the traditional bus connection
- ⇒ Cache Controller is use to provide high speed with the speed bus.
- ⇒ This bus support connection to high speed lan (local area network) such as FDDI (Fiber distributed data interface), video & graphics workstations controller as well as interface controller to local peripheral devices including SCSI (small computer system interface.) & P1394

Types of Buses

⇒ Data transfer can be carried out by two way.

- (1) Synchronous bus
- (2) Asynchronous bus


(1) Synchronous bus ⇒ At time $t=0$ that node this processor place the device address on the place line address line of the system bus & set the control line, to perform I/O operation. ~~not no job~~



[a) - Input Timing Diagram for Synchronous
Input transfer]

- ⇒ during time t_1 node address device get address & it recognized that input operation is requested.
- ⇒ At time t_2 address device gets data on the data bus.

⇒ At the end of the Bus Cycle that is at time t_2 the processor reads the data line and load the data from data bus into its input Buffer.




[b) for Output - Timing Diagram for Synchronous
O/P transfer]

- ⇒ Processor places output data on the data line when it transmit the address and control line information.
- ⇒ at time t_1 the address device reads the data line and load the data into data buffer.
- ⇒ The processor simply assume that at time t_2 the output data have been received by the I/O Device.

And cycle end.

NOTE → In synchronous bus all device share timing information from a common clock signal



[Fig:- Timing diagram for Asynchronous input transfer]

⇒ In Asynchronous Bus a Common clock is eliminated and the data

Transfer on the system bus is achieved by the handshake between the processor & device being addressed. here the clock is replaced by two Control Signal ready and accept.

⇒ The Data transfer on the bus is based on the use of handshake between master & slave.

⇒ The common clock is replaced by two timing control line (i.e.) master ready & slave ready.

⇒ The first is accedate to indicate that it is ready for dimension and second is for the response from the slave.

⇒ In principle a Data transfer controlled by a handshake Protocol Proceed as follows - the master place & address Command information on the bus than it indicate to all devices than it has done so by activating the master ready line.

⇒ This causes all devices on the bus to decode the address, so one

→ The selected slave perform the required operation & inform the processor that it has done so by activating Slave Ready line.

→ The master wait for slave ready to become a certain before it removes its signal from the bus.

→ In this case of a read operation it also stores the data input in its input buffer.

At t_0 → The master places the address command information on the bus and all devices on the bus start to decode this information.

At t_1 → A master set the master ready line to 1 to inform the input / output device, that the address & command information is ready.

At t_2 → The Selected slave having decoded the address and command information perform the required


Input operation by placing the data from its data request on the data bus line.
At t_3 → The slave ready signal arrived at t master, indicating that the input data are available for on the bus.

At t_4 → A master remove the address & command information from the bus.

At t_5 → when the devices interface

receive the 1 to 0 transition of the master ready signal (it removes the data and slave ready signal from the bus) This complete the input transfer.


⇒ Timing diagram for any output transfer




Bus Arbitration

→ It is a mechanism which decides the selection of current master to access the bus is known as Bus arbitration.

Bus Master — The device than allows to initiate Data transfer on the bus at any given time is called Bus Master.




Daisy chaining



28

Highest Priority



Lowest Priority

तालों की 10 वर्षों की गारण्टी • पेट की 10 वर्षों की गारण्टी

Signal and hence can not get the bus access.

Advantages


- (1) it is a simple & cheaper method
- (2) it requires less no. of lines.

Disadvantages

- (1) Propagation time delay of bus grant signal is propagation to no. of masters in the system.
- (2) This makes arbitration time slow.
- (3) The priority master is fixed by physical location of master.
- (4) failure of any one master causes whole system to fail.

Parallel Arbitration

- ⇒ It consists of Priority Encoder & Decoder. In this mechanism each bus arbiter has a bus request line and a Acknowledgment line
- ⇒ each arbiter enable the request line when its device [Processor]



[Fig]:- Parallel Arbitration for four Device

- ⇒ Each requesting for the access to the System bus.
- ⇒ Each arbiter bus request output line is connected to the input of Priority Input Encoder.
- ⇒ The output of the Encoder generates two bit code which represents the highest priority among those requesting the bus.

→ This 3-to-2 bit code is given to the 32-bit decoder which enables the (2×4) decoder which enables the proper acknowledgement line to grant bus access to the highest priority unit.

→ A device is utilized in the system only after it receives the acknowledgement signal.

Advantages of Parallel Arbitration


- ① The priority can be changed by altering
- ② the priority sequence stored in controller
- ③ if one module fails entire system does not fail.

Independent Priority

→ In this scheme each master has a separate pair off bus request and bus grant lines.

→ And each pair has a priority assign to it the built-in priority encoder within the controller selects the highest priority and assign corresponding


[Fig 1 - Independent Priority]



Register, Bus Memory Transfer

→ Register: There are the fast processing unit we to store temporary information.

Register Transfer Language: The symbolic notation we use to describe the operation transfer among the register is




called as Register transfer language.
 ⇒ Digital System or modules are defined by registers they contain operations that are performed on the data stored in them.

⇒ The operations executed on data stored in Registers are called micro operations.

⇒ A micro operation is an element of operation perform on the information stored in one or more registers.

⇒ Register transfer means the operation is performed in micro operations and the output off micro operation is transfer into same or another register.

⇒ The language is a processor for writing symbols to verify specific given computational process.



Microoperations

- Inter-register transfer microoperation ($R \rightarrow R$) ($R \rightarrow R$)
- Arithmetic micro operation (+, -, *, /)
- Logic micro-operation (\neg, \vee, \oplus, \sim)
- Shift Micro operation (shift, shift)

- * The operations performed on the data subsystem are data transfer, data move etc
- * A micro operation is a simple operation that can be performed during one clock period.
Eg:- Shift, move, count, add and load etc.

Inter-Register Transfer Micro-operation


- ⇒ It is used to transfer content of one register to another register.
- ⇒ The information transfer for one register to another register is represented by symbolic form by using the operators
- ⇒ The statement of simple register transfer is given by $B \leftarrow A$
Content of A is transferred. $A \rightarrow B$

2) Arithmetic Micro operation

→ The micro operations that perform arithmetic operation on Numeric Data.

Store in the register.

→ addition (+), Subtraction (-), 1's Complement, 2's Complement.



3) Logic Micro operation

→ The micro operation that perform bit manipulation operation on the non numeric data. in the register is called logic micro operation.

AND Function.

OR Function. $A \leftarrow B \vee C$

$A \leftarrow B \cup C$

NOT Function

$A \leftarrow \bar{B}$

$A \leftarrow \bar{A}$

31

(4) Shift micro operation

→ This is micro operation transfer binary bit b/w the registers serially.

→ Registers can be shift to the left or to the right.

→ The one bit shift is represented by symbolic representation in the form of statement

1-bit shift is represented by

$A \leftarrow \text{shl } B$ → 1-bit shift to the left of register B

$C \leftarrow \text{shr } A$ → 1-bit shift to the right of register A

Shift left → $(A \leftarrow \text{shl } A)$

Shift right → $(B \leftarrow \text{shr } B)$

Circular shift left → $(C \leftarrow \text{ccl } C)$

Circular shift right → $(C \leftarrow \text{crc } C)$

Arithmetic shift left → $(B \leftarrow \text{asl } C)$

Arithmetic shift right → $(C \leftarrow \text{ars } C)$

Ex: $\Phi = 11001010$

$B \leftarrow \text{shl } B$

$\Rightarrow 1001010$

$\text{shl } B$

$\Rightarrow B = 11001010 \leftarrow \text{prop}$

$\Rightarrow 01100101 \leftarrow A$

Circular Shift

$$\text{Ex } A = 1100 \ 1010$$



$$A \leftarrow \text{Ctrl } B$$

$$\Rightarrow 01100 \ 1011$$



$$B \leftarrow \text{Ctrl } B$$

$$\Rightarrow 1100 \ 1010$$

$$\Rightarrow 100 \ 1010 \ 1100 \ 0000 \dots$$

Ex) \rightarrow $0100 \rightarrow 0110$.


Bus Transfer

\Rightarrow A group of wires that connect several devices to carry data or information is called as a bus.

bus transfer - The Data transfer between various blocks connected to the common bus is called bus transfer.

\Rightarrow A digital computer has many registers and it is necessary to provide data path between them to transfer information from one register to another. If separate lines are used for each register


- There will be access no of wires and controlling of those wires makes circuit complex.
- \Rightarrow Therefore n multiple configuration of common bus system is used to transfer information b/w registers.
- \Rightarrow A common bus consist of a set of common lines one for each bit of a register. Through which binary information transfer one at a time.
- \Rightarrow Control signal are use to determine which is the source register and which is the destination register.




High-shared common bus system

- Switches \Rightarrow switches are required path to be shared. these switches are implemented by multiplexer or tristate non-inverting buffer.
- one common control signal is used to control all the switch, the switches are closed (connection enabled) or open (connection established)

Common bus \Rightarrow Common bus Schemes can be implemented in two ways



Using mux




\Rightarrow The transfer of information from the bus into the destination register is by activating the load control of the register.

\Rightarrow if the decoder is not enable no information will be transfer b/w the register.

Shared data Path using Tristate buffer

\Rightarrow when control input is 1, the buffer output is enabled and buffer allows to transfer the data from Input to output.



Control I/P terminal through them.

- * when Control Input is 0, the buffer is disabled & it does not allow transfer of data throughout.

Memory Transfer

⇒ The basic operation of memory transfer is fetch (Read) or store (Write)

⇒ The read operation transfers a copy

off content from memory location to

C.P.U. Fetch (Read) \rightarrow Memory to C.P.U

 Write \rightarrow C.P.U to memory

⇒ The store operation transfers the word

information from the C.P.U to a

specific memory location, destroying

previous content of their location.

⇒ The memory word is represented by

M

⇒ The required information is selected from the memory location by address. It is stored in the address register. Symbolised by AR

⇒ The data transfer to another register or data register symbolized by DR

Read operation

Read : DR \rightarrow m[AR]

- This transfer information into data register (DR) from memory word m selected by the address reg. (AR)

Write operation

- The write operation transfers the content of data register to a memory word m selected by the address.

Write : m[AR] \leftarrow B

- The content of B is transferred to selected memory location.

MEAR \gg B

Number Representation

- * The basic form of information handle by any computer are instructions and data
- ⇒ the data may be numeric or non numeric
- ⇒ There are two way to represent information either in binary form or in decimal form the digital computer represent information in binary form

① Decimal no system.

10^3	10^2	10^1	10^0	.	10^{-1}	10^{-2}	10^{-3}
--------	--------	--------	--------	---	-----------	-----------	-----------

Integ part

② Binary No System

2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	.	2^{-1}	2^{-2}	2^{-3}	2^{-4}
-------	-------	-------	-------	-------	-------	-------	-------	---	----------	----------	----------	----------

Ex:- Decimal No System

$$467.34$$

$$\Rightarrow 4 \times 10^2 + 6 \times 10^1 + 7 \times 10^0. 3 \times 10^{-1} + 4 \times 10^{-2}$$

$$\Rightarrow (467.34)_{10}$$

Binary

Name	size (bits)
Bit	1
Nibble	4
Byte	8
word	16
Double word	32

Octal Number

$$\text{Base } \rightarrow 8 \Rightarrow 2^3$$

Represented by → 3 bit (0 - -7)

-	8^2	8^1	8^0	.	8^{-1}	8^{-2}	-
---	-------	-------	-------	---	----------	----------	---

Hexadecimal

$$\text{Base } 16 \rightarrow 2^4$$

represented by 4 bits (0 - -15)

-	16^2	16^1	16^0	.	16^{-1}	16^{-2}	-
---	--------	--------	--------	---	-----------	-----------	---

$$10 \rightarrow A$$


$$B \rightarrow 11$$

$$C \rightarrow 12$$

$$D \rightarrow 13$$

$$E \rightarrow 14$$

$$F \rightarrow 15$$



⇒ Based on the no system two basic data types are implemented in the computer system.

(i) Fixed Point number

(ii) Floating Point number

⇒ In binary number system a number can be represented as an integer or a fraction

Fixed Point Number

⇒ A number having a fixed length, is called a fixed point number. these numbers are represented into two form that is signed integer & unsigned integer.

⇒ Unsigned integer number represent positive numbers.

⇒ To represent negative numbers various techniques are used because a computer doesn't have any provision to represent negative sign. ⁴⁷

Signed Binary Number

⇒ A binary number can be have only two symbols 0 & 1, these symbols are used to indicate positive binary numbers. and negative binary numbers.

⇒ In the ~~on~~ bit of sign number one bit is reserve to indicate the sign at the remaining bits are magnitude.
~~n-1~~ → magnitude
~~n-bit~~ → sign

Sign magnitude Representation

0 ⇒ The given no is +ve

1 ⇒ The given no is -ve

Eg:- +18 & -18 are represented at 8-bit

18 equivalent binary no - - 10010 ^{10bit → 5bit}

+18 =




msb	0	0	0	.	1	0	0	1	0	lsb
-----	---	---	---	---	---	---	---	---	---	-----

 ↓
 signitive magnitude

-18 =

msb	1	0	0	1	0	0	1	0	lsb
-----	---	---	---	---	---	---	---	---	-----

 ↓
 signitive magnitude

Eg:-	$6 \rightarrow 0110 \rightarrow 8\text{ bit}$
$+6 =$	
$-14 \rightarrow$	
$+24 =$	
$\oplus -64 =$	

Draw backs

→ There are several drawbacks of sign magnitude representation.

- (i) One is that addition & subtraction required consideration of both the sign of the number and their relative magnitude in order to carry out

the required operation.

- ② There are two representations for 0

$$\Rightarrow \begin{cases} +0 = 00000000 \\ -0 = 10000000 \end{cases}$$

→ This is inconvenient because it is difficult to test for zero. The sign magnitude representation is not normally used because this circuit implementation is more complex than the other system.

③ 1's Complement Representation

$\begin{matrix} 1 \\ 0 \\ 1 \\ 1 \end{matrix}$

$\begin{matrix} 0 \\ 1 \\ 0 \\ 0 \end{matrix}$

→ In the 1's complement representation, negative no. are obtain by complementing each bit of the corresponding number (i.e.) by changing 0 to 1 & 1 to 0.

Eg:- 0100

1's Complement $\rightarrow 1011$

$$② 20 = \begin{matrix} 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \end{matrix} \xrightarrow{\text{+ve}} 000010100$$

$$-20 = \begin{matrix} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{matrix} \xrightarrow{\text{-ve}} 11101011$$

(3) 2's Compliment

\Rightarrow If one is added to 1's Compliment of a binary number the resulting number is known as 2's Compliment of the binary number.

$$\begin{array}{r} 20 \rightarrow 00010100 \\ +1 \\ \hline \text{21's Compliment} \\ 11010111 \\ +1 \\ \hline 11011000 \end{array}$$

$$\begin{array}{r} 20 \rightarrow 00010100 \\ 1's Compliment \rightarrow 11101011 \\ +1 \\ \hline 11101100 \end{array} \quad \text{2's Compliment.}$$


Advantages of 2's Compliment

- ① for 4-bit numbers, the value -8 is represented only in the 2's Compliment and not in other representation.
- ② It is more efficient for the logic circuit implementation. ~~more often~~ often used in Computer for addition & subtraction operation.

Ex:- $-8 = 1000$
 $118 = 0111$
 $218 = \underline{\underline{1000}}$

Floating Point numbers

- These contain the binary point variable in its position, and hence called floating point numbers.
- There no's has 3-fields.



General structure of floating point number.

$$[\pm M \times B^{\pm E}]$$

\pm → Exponent
 M → Significant digit (mantissa)

B → Scaling factor (base)

Eg:-
 \Rightarrow Let us consider a number 1110111.100110 to be represented in the floating point number. ~~to represent~~ in floating point formate, the first

binary point is shifted to left to the sign bit and the number is multiplied by correct scaling factor to get the same value.

$\Rightarrow 1110111.100110 \times 2^6$ After shifting.
 \downarrow Exponent
 \downarrow Base of scaling factor

Here sign = 0 (for no. with)

Mantissa = 11011100110

Exponent = 6

⇒ A floating point no bias value is added to the two Exponent.

⇒ Due to this the magnitude of two numbers can be compare by doing arithmetic on the Exponent Part.

⇒ The range of floating point -

$$-1 \leq f \leq 1 - 2^{(n-1)}$$

if $n = 32$ bit

$$-1 \leq f \leq 0.999$$

IIEEE Standard for Representation floating point no.

[IEEE → Institute of Electrical & electronic Eng]

IEEE754

32-bit

(single precision)


64-bit

(double precision)

52

Single precision ⇒ The 32-bit IEEE

standard floating point representation or - 53



sign no
+ $\Rightarrow 0$
- $\Rightarrow 1$
8bit signed exponent in excess 127 representation
23-bit mantissa fraction

• value Represented = $\pm M \times 2^{E-127}$

- ① The sign of a number is given in the first bit followed by the representation for the exponent of the scaling factor.
- ② Instead of the sign exponent E the value actually stored in the exponent field is $E' = E + \text{bias}$
- ③ In the 32-bit floating point system bias is 127, Hence $E' = E + 127$

- ④ This representation of Exponent is called the Excess 127 formate.

- ⑤ The end value of E' (to 255) are used to indicate the floating point value of exact (0) or (∞) respectively in Single Precision.

⑥ Thus E' is in range $0 \leq E' \leq 255$.

⑦ The actual Exponent E is in range
 $-126 \leq E \leq 127$. The last 32 bits
represent Mantissa.

Example) Represent the floating point
in the IEEE standard format for the
given number.

$$1.00010100 \times 2^{-10}$$

2) sign = 0


$$\text{Mantissa} = 00010100 - 0(23bit)$$

Actual Exponent $E = -10$

$$E' = E + 127$$

$$= -10 + 127 = 117$$

$$[E' = 111010]$$



Q3
1.001010 - 0 $\times 2^{-87}$ represent
this no. in IEEE single
precision.

Sign = 0


$$\text{mantissa} = 001010 - 0$$

$$\text{Actual Exponent } E = -87$$


$$E' = -87 + 127$$

$$= 40$$

$$\boxed{E' = 101000} \xrightarrow{32\text{-bit}}$$



Double Precision \Rightarrow



$$E' = E + 1023 \Rightarrow -1022 \leq E \leq 1023$$

Represent

inst 1 & 2 bits are of weight 1023
so to get 11 bits two numbers are
used 1023 & 1024

$$\Rightarrow (1460 - 125)_{10} \text{ to Double precision.}$$

$$= 1460 = (10110110100.001)$$

$$(1460.125)_{10} = (10110110100.001)$$

$$1.0110110100 \times 2^{10} \Rightarrow 011011010000$$

normalize form


$$f = 0$$

$$E = 10$$

$$\text{mantissa} = 011011010000$$

$$E' = 10 + 1023 \Rightarrow 1033$$

$$= 10000001001$$



Processor Organization \rightarrow A processor is a main part of Computer, C.P.U is same times Heffier to all data sub-system.
 \Rightarrow The Execution unit Contains a set of Register for storing Data and


A.L.U unit for execution of Arithmetic & logic operation.

\Rightarrow The processor has 3-main part


(1) Registers

(2) A.L.U

(3) C.U



General Regis for Organization.



- ⇒ The part of Computer which performs the Data processing operation is called C.P.U
- ⇒ The C.P.U is made of 3 Parts (i.e) Registers, C.U, A.L.U Unit.
- ⇒ The Register set stores intermediate data used during the execution of the instructions. the A.L.U unit performs required micro operation for executing the instructions. information
- ⇒ The Control unit is suppose to supervise the transfer of Information among the registers and instructs the A.L.U to which operation is perform.
- ⇒ The Common bus organization is very efficient method for interconnecting all the units of Computer system.
- ⇒ If a large number of registers including In Processor unit then we need a common bus system
- Ex- In fig. 7 registers are used for general purpose and each register is connected with two multiplexer input.
- ⇒ Three select lines are used to select 7 any of them and the content of

selected Register are supplied to the A.L.U unit.

⇒ The Bus A & B are used to form the I/P to the common A.L.U. the operation to be performed is selected in the A.L.U is determine arithmetic & logic micro operation by using function Select line (OPR)

⇒ The result of the microoperation is available for all the registers as a I/P

Eg. ⇒ To perform the following addition:

$$R_3 \leftarrow R_1 + R_2$$

- MUXA select (SEL A) : to place the content of R_1 in to Bus A
- MUX B select (SEL B) : to place the content of R_2 in to Bus B
- A.L.U operation (OPR) : to provi $A + B$


⇒ Decoder Destination selector (SEL D)

- To Transfer the Content of the output Bus in the R_3


Registers [704] [Sel D] [Data] [Sel C] [Sel B] [Sel A]

Stack Organization

- ⇒ Stack is a storage structure that stores information in such a way that the last item stored is the first item retrieved.
- ⇒ It is the LIFO structure (Last in, first out)
- ⇒ It is a group of memory locations in the read/write memory. That is used for temporary storage of binary information during the execution of a program.
- ⇒ The register that holds the address of the stack is called a stack pointer and it points the top item in the stack.
- ⇒ There are two operations on the stack




Implementation of Stack



- (i) Register stack ⇒ A stack can be organized as a collection of registers that are used to store temporary information during the execution of a program.

⇒ The stack pointer is a register that holds the address of the top element of the stack.






[figs - organization of 64 @ 5 word stack]

PUSH & POP operation

A, B, C are 3-elements/items

⇒ instruction sequence - -



⇒ n-32 word stack the stack pointer is a 5-bit register because $32 = 2^5$ where 5 represents the bits.

⇒ Initially the stack is empty, when the Data element pushed on the stack the stack pointer increment so that it points to the next higher level register address.

⇒ And The Data element is written in the register pointed by the stack pointer

⇒ if stack pointer reach at 31 &

one more data element insert then

stack pointer is incremented to 0

now there is no more empty register in the stack and the stack is full.

Memory Register (Memory Organization)




Fig- sharing of memory by DR program data stack

⇒ The stack can be implemented a RAM attached to a C.P.U.

⇒ The implementation of a stack in the C.P.U is done by assigning a portion of memory to a stack operation.

⇒ The computer memory partition into 3-segments. (i.e)

(i) Program Data Stack

⇒ The program Counter (PC) Points at the address of the next instruction in the program.

⇒ The Address Register (AR) points at array of data.

⇒ The stack Pointer points a top of the stack.

⇒ The Program part of the main memory is used to stored the Programs instructions.

Data Array Part of the main memory is used to store the operand and the stack is used to store temporary information of binary data during the execution.

of a program.

The Data is inserted by PUSH operation
as follow →

$SP \leftarrow SP + 1$

$M[SP] \leftarrow DR$

POP operation -

$DR \leftarrow M[SP]$

$SP \leftarrow SP + 1$

NOTE
(Blank Note)

BOOK
Kevalhai


Addressing Mode

- ① Immediate Addressing mode.
- ② Direct Addressing mode
- ③ In Direct Addressing mode
- ④ Register Direct Address mode
- ⑤ Register In Direct Mode
- ⑥ Index Addressing mode
- ⑦ Relative Addressing mode

(i) Immediate Addressing mode →
The various formats of specified the operands are called addressing mode.
⇒ The operation field of an instruction specifies the operation to be performed.

⇒ This operation must be executed on some data stored in Computer Register or Memory word.


⇒ The various method of accessing data is called as the addressing mode.





(1) Immediate addressing mode ⇒

In this method the required data is directly loaded to required register or memory location.

⇒ The data to be loaded or move to a register or a memory location in this mode is provided as a part of instruction itself.



(2) Direct Addressing Mode ⇒





⇒ In this mode the operand is in memory location.

⇒ The address of this location is given in the instruction.

⇒ The address is given directly by address field of instruction.

(3) Indirect Addressing Mode ⇒




⇒ In this mode the address field of the instruction gives the address where the effective address is stored in memory.

⇒ Control unit fetches the instruction from memory and uses its address path to access memory again to read the effective address.

Effective address = address part of instruction + Content of C.P.U register


⇒ (4) Register Direct Address Mode



⇒ In this Mode the operand are kept in registers that review data in the C.P.U if a content is loaded to selected register.

⇒ The old content replace by the new content.

(5) Register Indirect Address Mode



⇒ When the addⁿ of the operand is in a register the mode is referred as register indirect mode.


⇒ This addressing mode is used to sequentially access the elements of

an array stored in memory.

⇒ The starting address of the array is stored in a register, an access mode.

⇒ Can the register is incremented to point to the next element.

(6) Indexed or Displacement Addressing Mode




⇒ In this Mode the effective addⁿ of the operand is generated by adding a constant value to the content of a register.

⇒ The effective address of the operand is given by

$$A_{eff} = x + [R]$$

x → Constant

R → Register



- It is similar to Indexed mode, but the
 ⑥ Base Addr., is held in program counter (PC)
 rather than in another register.
- ⇒ This allows the storage of memory
 operand at a fixed offset from
 the current instruction.

$$\text{Address of operand} = \text{PC} + \text{Constant}$$

Look ahead Carry adder

- ⇒ The sum and Carry output of any stage can not be produced until the input Carry occurs, this leads to a time delay in the addition process, this delay known as

Carry propagation delay.

Ex:-



$$\begin{array}{r}
 010 \\
 010 \\
 +001 \\
 \hline
 1000
 \end{array}
 \xrightarrow{\text{LSB}}$$

- In this example the addition of LSB [least significant bit] position produced the Carry bit to the second position.

- ⇒ This carry when added to bit of second position produced a carry into 3rd position. the latter carry when added to the bits of the 3rd position produced a carry in the last position.
- The key thing to notice in this example is that the sum bits generate the last position of a bit is depend on the carry that was generated by the addition in the previous position.
 - ⇒ This means that adder will not produce correct result until LSB carry has propagated through intermediate for adder.
 - ⇒ This represents a time delay that depends on the propagation delay produced in full adder.
 - ⇒ The carry propagation delay and the sum propagation delay are measured in terms of gate delay.
 - ⇒ One method of speeding up this process by eliminating outer stage carry delay is called look ahead carry addition.
 - ⇒ This method utilizes logic gates to

look at the lower order bits of augend & addend to see if a higher order carry is to be generated.

In next function carry generated and carry propagated.



[Adj - full adder with P_i & G_i]

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

for 4-bit $i=0, 1, 2, 3$

$$P_i = S_0 \oplus B_0$$

$$G_i = A_i \cdot B_i$$

and similarly bottom part

How to calculate 4-bit

$$i=0, 1, 2, 3$$

$$S_i = P_i \oplus C_i$$

$$\begin{cases} S_i = P_i + C_i \\ C_{i+1} = G_i + P_i C_i \end{cases}$$

$$S_0 = P_0 \oplus C_0$$

$$C_0 = G_0 + P_0 C_0$$

$$C_1 = G_0 + P_0 C_0$$

$$S_1 = P_1 \oplus C_1$$

$$C_2 = G_1 + P_1 C_1$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$S_2 = P_2 \oplus C_2$$

$$C_3 = G_2 + P_2 C_2$$

$$S_3 = P_3 \oplus C_3$$

$$C_4 = G_3 + P_3 C_3$$

$$i=3$$

$$S_4$$

$$C_4$$

$$i=2$$

$$S_2$$

$$C_2$$

$$i=1$$

$$S_1$$

$$C_1$$

$$i=0$$

$$S_0$$

$$C_0$$

$i=3$

$$S_3 = P_3 \oplus C_3$$

$$C_4 = G_3 + P_3 C_3$$

$$= G_3 + P_3 (G_{12} + P_2 G_{11} + P_1 P_2 G_{10} + P_0 P_1 P_2)$$

$$\boxed{C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_1 P_3 P_2 G_{10} + P_3 P_0 P_1 P_2}$$


$G_0 \uparrow$

$[C_2, C_3, C_4]$ execute on one time.



Logic Diagram

$$\text{for } C_0 = G_0 + P_0 C_0$$

$$C_1 = G_0 + P_0 C_0$$



for C_2, C_3, C_4









Arithmetic & logic unit Design

⇒ The A.L.U unit perform all the necessary addition, subtraction, shifting & logical operation.

- ② It require one or two operands upon which it operate and produce a result.
- ③ The A.L.U that perform fixed point addition and subtraction as well as logic operation. can be realized by combinational circuit.

Design of arithmetic Unit


- ① The Basic Component of arithmetic section of a A.L.U unit is parallel adder.
- ② Parallel adder is used to perform Arithmetic unit operations.
- ③

S.No	Function	Implementation
1)	$y \leftarrow A$ (Data transfer)	
2)	Implementation $y = A + 1$	
3)	Addition without carry $y = A + B$	
4)	Addition with Carry $y = A + B + 1$	
5.)	$y = A + \bar{B}$	
6.)	$y = \bar{A} + B + 1$	

Design of logic Unit

- The design of logic unit is simple compare to arithmetic unit.
- The function table & logic diagram are as follow-

A_i	B_i	Output	function
0	0	$y = A \vee B$	OR
0	1	$y = A \oplus B$	X-OR
1	0	$y = A \wedge B$	AND
1	1	$y = \bar{A}$	NOT




⇒ The logic Diagram is repeated n times for n-bit logic Circuit.

② Therefore Input A, B & Output y are shown with subscript i

[where $i = 1, 2, 3, \dots, n$]

Combining Arithmetic & Logic Unit



$S_0 \rightarrow$ is control signal
when $S_0 = 0$, [Arithmetic circuit is activated]
 $S_0 = 1$, [Logic circuit is activated]

Multiplication

Booth's Algorithm for signed numbers

① Booth's algorithm is a powerful algorithm for sign number multiplication.

② It generate 2^n -bit product and treat both positive & Negative Number uniformly.

③ Ex) - 2n bit $\rightarrow 1011 \rightarrow 4 \times 2 \times 8 \text{ bit}$

④ This algorithm reduce the no of operation required for multiplication by representing multiplier as a Difference between two number

$$1011 \times 111$$

↓
multiplicand
multiplier

⑤ The basic principle of this algorithm is that multiplication is performed by addition off properly shifted multiplier pattern.

⑥ This algorithm involves recording the multiplier. In the recorder format, each bit in the multiplier can take any off three values (i.e)

0, +1, & -1

⑦ In general form the recording can be as follows

Scanned bit of multiplier	Recording Bit
0	0
0	+1
1	-1

Ex) - Record the multiplier 0, +1, & -1
011001 for Booth algorithm

Record \rightarrow according to the table
& value of Q, (Q-1)

011001
↑
(Q-1)

+1 0 -1 0 +1 -1

110 11


Record - multiplier

1101110

0 -1 +1 0 -1

1 -1 +1 -1 0

Flowchart



Ex:- multiply $+14 \times -5$ by Both algo.

$+14 \rightarrow 0110$ (multiplicand)

$-5 \rightarrow \underline{11011}$ (multiplier)

Recod multiplier

$\underline{11011, 0}$

$\Rightarrow 0 - 1 + 10 - 1$

$$\begin{array}{r}
 01110 \text{ (multiplicand)} \Rightarrow 2^{\text{n bit}} = 2 \times 5 = 10 \text{ b}40/\text{P} \\
 \times 0 - 1101 \\
 \hline
 01110
 \end{array}$$

NOTE
 \Rightarrow firsty multiplicand write 2's compliment
 \Rightarrow when multiplier (-) write 2's
 compliment of multiplicand

$$\begin{array}{r}
 01110 \rightarrow 1's \text{ compliment} \rightarrow 10001 \\
 2's \text{ compliment} \quad \quad \quad +2 \quad 5
 \end{array}$$

~~because output coc count this again~~

$$\begin{array}{r}
 0000010010 \\
 111111 \\
 \hline
 10001
 \end{array}$$

$$\begin{array}{r}
 01110 \rightarrow 0000010010 \\
 10111 \\
 \hline
 01110
 \end{array}$$

$1's \text{ compliment} \rightarrow 1111110001$
 $2's \text{ compliment} \quad \quad \quad +1$

$$\begin{array}{r}
 1111110001 \\
 +1 \\
 \hline
 1111110010
 \end{array}$$



$$\begin{array}{r}
 01110 \\
 \times 01101 \\
 \hline
 11111 \quad 0010 \\
 00000 \quad 0000X \\
 00001 \quad 110XX \\
 11100 \quad 10XX X \rightarrow 2^{\text{nd}} \text{ Compliment} \\
 00000 \quad 0XX X \\
 \hline
 \boxed{0110111010}
 \end{array}$$

Q) -13×-20 in 6-bit

$$-13 \rightarrow 1101$$

$$-20 \rightarrow 10100$$

Recd multiplier

$$\begin{array}{r}
 1010010 \\
 -111100 \\
 \hline
 -111100
 \end{array}$$

$$\begin{array}{r}
 -1101 \\
 \times -11100 \\
 \hline
 00011111
 \end{array}$$

$$Q) 15 \times 13$$

$$15 \rightarrow 0111$$

$$-13 \rightarrow 1011 \rightarrow 2^{\text{nd}} \text{ Compliment}$$

$$\uparrow 1011 \rightarrow -10101$$

$$\begin{array}{r}
 01111 \\
 \times -10101 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 11110001 \\
 0000000X \\
 111111XX \\
 000000XX \\
 010000XX \\
 \hline
 \boxed{10111001}
 \end{array}$$


Multiplication leading to overflow
because result is more than 6 bits.

Booth's algorithm

Booth's algorithm gives a procedure for multiplying binary integer in sign to 2¹⁵ bits compliment representation.

It operate on the fact that a string of zeros (0's) require no addition (in multiplier) but just shifting and adding of (1's) from bit 2^k to weight 2^n can be treated as $2^{k+1} - 2^m$

Example $\rightarrow 001110 \quad (+14)$



This no. can be represented by $2^{k+1} - 2^m$

$$\text{i.e. } 2^{3+1} - 2^1 = 16 - 2 \Rightarrow 14$$


$\therefore M \times 14$ done by $M \times 2^4 - M \times 2^1$ product can be obtained by shifting the $M +$ times to left & subtracting in 8-bit M left once

Where $M = \text{multiplicand}$

Before shifting & subtract multiplicand M may be added or subtract from partial order unchanged according to following

Ruler.	if	Q_0	Q_1
	0	0	$\nearrow (\text{A shr})$
	1	1	$\nearrow (\text{Arithmetic shift right})$
	0	1	$\rightarrow \text{Add } M$
	1	0	$\rightarrow \text{Subtract } M$

Ashr



Find Ashr:

Simple right shift $\rightarrow 01000110011$

Ashr. $\rightarrow 01000110011$
for Ashr assume 2^{∞} .

Ex:- 5×4 (in 4-bit)

$$5 \rightarrow 0101$$

$$4 \rightarrow 0100 \quad \text{1's Complime} \rightarrow 1011$$

$$\underline{1100} \quad 2^1 \text{ Cmp}$$

$$\begin{array}{r} 0101 \\ 1010 \\ + \\ \hline 1011 \end{array}$$

operation A www.aktutor.in

Initial	0000	11 00	0	0	-1				
Ashra	0 000	0 11 0	0			3			
(Ashra A+2'(m) n+mult plcan(S))	0 000 0 0 1 0	+ 1 0 1 [A-M]				2			
	1 0 1 0 0 1 0								
Ashra	1 0 1 0 0 1 0								
Ashra	1 1 0 1 0 0 1								
Ashra	1 1 1 0 1 1 0 0 1								

\Rightarrow if $! \rightarrow$ then $A - m \neq A + 2'(m)$
 → again Ashra process
 → and n bit every process on Ashra
 $(n-1)$ then $(1')$.

Binary Division Algorithm

→ Binary Division is simpler than Decimal
because, quotient digits are either 0 or 1.
and there is no need to estimate how
many times the dividend/partial
remainder fits into the divisor.

Ex' -

$$\begin{array}{r}
 \text{Divisor} \swarrow \\
 (0001) \quad \boxed{0111000000} \quad \text{Dividend (A)} \\
 \downarrow \\
 \begin{array}{r}
 11010 \xrightarrow{\text{00110}} \text{Quotient} \\
 \hline
 0001 \quad | \quad \text{Remainder} \\
 -10001 \downarrow \\
 \hline
 010110 \\
 10001 \downarrow \\
 \hline
 0010000 \\
 10001 \\
 \hline
 0001100
 \end{array}
 \end{array}$$

→ In the Division process first the bits of the dividend are examine from left to right, until the set of bits examine represent a number greater than or equal to Divisor.

- ⇒ Until this condition occurs zero's are placed in quotient from left to right.
- ⇒ When the condition is satisfied (+) is placed in quotient and divisor is subtracted from dividend.
- ⇒ From this point ~~onward~~ onward the division process is repeated until the last right digit occurs.

→ Array Multiplication

→ The multiplication process for binary numbers is similar to decimal number.

→ Binary multiplication is ~~symbol~~ simple than Decimal multiplication, because it involved only two bit 0 & 1.

Rule for multiplication

$$0 \times 0 = 0$$

$$0^* \perp = 0$$

$$c_0 > 0$$

$$* \downarrow = 0$$

→ it uses $\text{shift} + \text{add}$ to multiply n bits binary no.

⇒ The combinational logic circuit implements to perform this multiplication and called Combinational multiplier or Array multiplier.

UNIT-IInd

I/O Organization

Peripheral Devices → The Input output

SubSystem of a Computer referred as Input /output, Provides a communication between the central system and I/O devices.

→ I/O Devices which are attached to Computer is called peripheral devices.

Ex:-

Peripheral Unit

- Keyboard
- Mouse
- Joystick
- Printer
- Display unit
- Magnetic tape
- Magnetic disk

I/O Interface

- * The C.P.U, memory and Input /output Device are the main part of a Computer System
- * The C.P.U fetch instructions from the Memory, Processed and store the result in the memory.
- * The main function of I/O interfaces is to transfer information b/w C.P.U & memory.

I/O Module or Port

- * There are two major function of I/O unit.
 - (1) Interface to C.P.U & Memory via System Bus.
 - (2) Interface to one to more I/O device through data links.




Fig:- Block Diagram of I/O module

Major Components of I/O Module

1. Control & Timing :- To coordinate the flow of traffic b/w internal resources & external resources.
2. C.P.U Communication :- It involves different
3. Device Signals such as Control
4. Data Buffering Signal, exchange of data between C.P.U & I/O module

over data bus. And check whether the peripheral device is ready or not for data transfer.

Q.P.U → Device → It involves Commands, status information & Data.

Data Buffering → Data transfer rate of peripheral devices are quite high than C.P.U & memory. Data is buffered in I/O module.

Error detection → To check different types of errors such as mechanical, electrical, noise, bit pattern, transmission error etc.

Input/Output Bus

* The Input/Output Bus consist of Data lines, Address lines and Control lines. It act as main communication link b/w Processor and several peripheral Devices.

* It Composes of magnetic tape, magnetic disk, printer, and terminals of each interface decodes.

* The address & control receives from Input Bus.

* The Input/Output Bus Processor Provide a function code to Control line which is referred to as Input/Output Command.

There are four type of Command

1. Control Command ⇒ It is used to activate the peripheral Device. And to inform it to do work.
2. Status Command ⇒ It is used to test various status Condition in the Interface & peripheral.
3. Output Data Command ⇒ It causes to Interface to response by transferring the Data from bus into one of its registers.
4. Input Data Command ⇒ It is the opposite of output Data command, the interface receive from peripheral and placed in buffer Registers.

Interrupt

- ⇒ An Interrupt is a signal to the processor immediate by hardware & software indicating an event that need immediate attention.

(e) An interrupt alert the processor requiring the interruption of current code that the processor is executing.

• Basically it stops something for few moments.

Types of Interrupts

- (1) External interrupt
 - (2) Internal interrupt
 - (3) Software interrupt
- (i) Caused by I/O devices, from tuning devices are from other external source, it is also caused by Power failure.

Internal Interrupt ⇒ These are caused from illegal or erroneous use of instruction, they are also known as Traps ex:- overflow condition in registers due to some arithmetic micro operation.

Software interrupt ⇒ The interrupt that occurs due to the software is called software interrupt.

Priority interrupt

⇒ When interrupt request arrived from two or more device simultaneously, the processor has to

ct : +91 9335134678, 8874208131, 9336902450; Email : info@trivenialmirah.com | Website: www.trivenialmirah.com

तालों की 10 वर्षों की गारंटी • पेट की 10 वर्षों की गारंटी • प्रो। होम डिलीवरी

प्रदाना अलगनी

decide which request should be execute first. and which one should be ~~delayed~~.

⇒ The processor takes the decision with the help of interrupt priority. It accept the request which having the highest priority.

⇒ A Priority interrupt is a system that established a priority over the various sources to determine which condition is to be ~~serve first~~ / Execute first when two or more request arrive simultaneously.

DMA (Direct Memory Access)

* Generally, the Data transfer from Memory \rightarrow I/O Device \rightarrow Memory can be achieved by only processor.

⇒ when the Data transfer from memory to I/O Device, from I/O Device to memory.

⇒ first the Processor send address & Control Signal to memory.

to read the data from memory. or to I/P / O/P device to read data from Input/Output Device respectively;

⇒ Then the processor send address and control signal to I/P/O/P device. or send the address & control signal to memory to write data in to I/O devices memory respectively.

Data transfer

① I/O device \rightarrow Memory \rightarrow Processor send Address & control signal to I/O device to write Data into memory.


② Memory \rightarrow I/O device \rightarrow Processor send Address & control signal to memory read data from memory & write to I/O device.

This process is inconvenient because processor control ~~select~~ to request ~~simultaneously~~ hence. → A Scheme called Direct memory access (DMA) has been developed in

which I/O, O/P device can access memory for Data transfer.

○ DMA is an input/output technique used for high speed data transfer.

⑨ For Direct transfer a dedicated Hardware device is used called DMA Controller.



[Fig:- DMA controller with integrals]

- ⇒ During DMA Transfer the CPU is idle and has no control of the memory buses.
- ⇒ The DMA Controller takes over the buses to manage the transferred directly between I/O Devices and memory.
- ⇒ The CPU may be placed in idle state in a variety of ways.
- ⇒ One common method used in processor is to disable the buses through special Control signals.

* Bus request: → BR input is used by DMA controller to request the CPU to release control of the buses.


⇒ when this input is active the CPU terminates the execution of current instruction and places address bus, data bus, read & write lines into a high impedance state.

BR (Bus Grant) ⇒ The CPU activates BG to inform external DMA that lines are in high impedance state.

⇒ The DMA that initiate request now can take control of the buses to conduct memory

transfer (without processor intervention)

⇒ When DMA terminates the transfer, it disable bus request line.



[Fig:- DMA Controller]

⇒


DMA Controller needs the usual circuit of an interface to communicate with the C.P.U & Input/output devices. It need three registers - Address Register, a word count register and a set of address line (control registers).

- ⇒ ① Add. Reg - Contains the address specify memory location.
- ② Control Reg
- ③ Word Count Reg ⇒ Specify mode of transfer.
- ④ No. of words to be transferred

* When $SG_1 = 0$ - CPU can communicate with DMA register through data bus to read from or write to DMA reg.

* When $SG_1 = 1$ - CPU releases the bus, & DMA can communicate directly to memory by specifying an address in the address bus & activating RD/WR control.

NOTE - DMA communicates with the external peripheral through the request to acknowledge lines by handshaking procedure.



⇒ Data transfer between the central computer and Input /output devices may be handled in a variety of modes.

② Some modes use the C.P.U AS an intermediate path, others transfer the Data directly to the and from the memory unit.

③ There are three possible modes to transfer Data

(1) Programmed I/O → (C.P.U) -

(2) Interrupt initiated I/O -

(3) DMA (Direct Memory Access)

Programmed I/O → Programmed I/O operations are the result of input /output instruction written in the computer program.
⇒ Each Data item transfer each initiated by an instruction in the programme.


④ I/O operation will mean a data transfer between an Input /output device

- and memory or between the input/output device and processor
- ③ If on any computer system input/output operations are completely controlled by the processor, then the system is said to be using programme I/O.
 - ④ When such a technique is used, Processor executes programs that initiate, Direct and terminate the input/output operation, including sending device status, sending the read or write command and transferring the Data.

Steps of Programmed I/O


[Basic steps for program type]

- 1. CPU request I/O operation
- 2. I/O module perform operation
- 3. I/O module perform set status bits.
- 4. CPU check status bit periodically.
- 5. I/O module does not inform CPU directly.
- 6. I/O module does not interrupt CPU.
- 7. CPU may wait or comeback later.



② Interrupt initiated (I/O)

- distinguishes real time situations
- shows off better fast interrupt soft tasks refered to as timer
- lamp



- ① Interrupt initiated I/O is an alternate scheme dealing with input/output.
- ② It is a way of controlling I/O activities. whereby a peripheral or terminal that need to make or receive a data transfer sends the signal.

③ This will causes a program interrupt to be set at a time appropriate to the priority level of the I/O interrupt, relative to the total interrupt system. the processor enters an interrupt service routine.

④ The function of the routine will depend upon the system or interrupt levels and priorities that is implemented in the processor.

⑤ Basic operations of Interrupt initiated I/O

- ⇒ C.P.U ~~is doing~~ change read Command
- ⇒ I/O module gets Data from peripheral while C.P.U does other works.
- ⇒ I/O module interrupt ~~C.P.U~~
- ⇒ C.P.U request Data
- ⇒ Input /output module transfer Data

⑥ Interrupt Processing

- ⇒ A device driver initiate an input/output request on behalf of a processor.
- ⇒ The device driver signals input/output controller for the proper device, which initiates the requested input/output ~~transmit~~
- ⇒ The device signals the I/O controller that is ready to retrieve input

the output is complete or that an error has been generated
 → The C.P.U receives the interrupt signal on the interrupt request line and transfers control over the interrupt handle routine.

→ The interrupt handler determines the cause of the interrupt, performs the necessary processing and execute a return from interrupt instruction.

→ The C.P.U returns to the execution state prior to the interrupt being signal.
 → The C.P.U continues processing until the cycle begins again.

Advantage of Interrupted I/O

① fast & efficient.

Disadvantage

② Can be tough to get various pieces of one well together.

→ transfer of data among devices
 → transfer of data between memory & devices
 → transfer of data between devices & devices

I/O Channel

→ An I/O channel is an independent hardware component that coordinate input output device to a set of controller.

→ Computer system that we I/O channel have special hardware component that handle all input output operations.

→ Channels are separate, independent and low cost processor for its functioning which are called channel processor.

→ Channel processor are simple but contain sufficient memory to handle all input output Task. Task

→ When input output transfer complete an error detective the channel controller communicate with the C.P.U using an interrupt and inform to C.P.U about the error or the Task completion.

→ Each channel support work or mode

• Controller & devices

[Types of I/O channel]

→ Selector

I/O channel


→ Multiplexer
 Z/O channel

तालों की 10 वर्षों की गारण्टी • पेन की 10 वर्षों की गारण्टी • प्रा हाम डिलीवरी
ct : +91 9335134678, 8874208131, 9336902450; Email : info@trivenialmirah.com | Website: www.trivenialmirah.com

Selector I/O channel → This channel can handle only one input/output operation at a time. and use to control one high speed device at a time.

→ It selects one device at a time and does the Data transfer.

→ Each device or a small set of devices handled by a controller or Input/Output module.



Multiplexer → (multiplexer I/O channel)

→ This can be connected to a number of slow and medium speed devices.


→ It is capable of operating number of input/output devices simultaneously.

→ An multiplexed channel different device

can have different speed.

→ However it is best suited for low speed devices.

Data and Address channel to main memory



NOTE → The Computer system may have no of channels and each is assigned an address each channel may be connected to several devices then each device is assigned an address.

operation code	channel address	device address
----------------	-----------------	----------------

[Fig. - I/O instruction format.]

I/O Processor

→ Instead of having each interface communicate with the C.P.U. a computer may have

one and more external processor and also in them the task of communicating directly with all input/output devices.

⇒ Input output Processors may be classified as a processor with direct memory access capability that access that communicates with input output device.

⇒ In this configuration the Computer System can be divided into a memory unit, number of Processors, consist of the CPU and one or more input/output Processors.

⇒ Each input output Processor takes care of input & output transfer.

⇒ IOP is similar to a CPU except that it is designed to handle the details of I/O processing.

⇒ The IOP can be fetched and execute its own instructions.





Fig : Block diagram of a Computer


Features of I/O Processor

- (1) Input/output Processor can fetch and execute its own instructions.
- (2) Instructions are specially designed for I/O processing.
- (3) I/O Processor also can perform other tasks such as arithmetic, logic, branching and code translation.
- (4) It can transfer data from 8-bit source to 16-bit destination and vice-versa.
- (5) The I/O Processor supports multiprocessing environment.

Communication Mode



Communication → Transfer of information from one place to another place.




Communi

- The communication is defined as bidirectional or Bidirectional transfer of Data from one port to another point, through a medium.
- There are three types of Communication Mode.

1. Simplex mode
2. Half Duplex mode
3. Full Duplex mode.


(1) Simplex Mode It is simple communication mode in which Data is transmitted over a single channel in one direction only.




Ex:- Transmission from Comp to Printer.

(2) Half Duplex Mode → It is bidirectional, in this mode Data is transmitted in both directions but not at the same time or simultaneously.

Ex:- ~~Noki-taki~~ walky-talky.



(3) Full Duplex Mode → In this mode Data is transmitted in both directions at the same time.



Methods of Communication

Synchronous

Asynchronous

- used in telephone
- used in computer
- used in mobile phones
- used in fax machines


• Data may be communicate in the electrical domain either in the analog or digital form. The advantage of sending information in digital form is that it ensure a high degree of immunity to signal distortion and noise which made drastically alter the information being transmitted.
 ⇒ The information is transfer through a channel.

In A Synchronous Data Transfer

- ⇒ In this transmission and receiver are used different frequencies.
 - ⇒ Each character consist of three parts
 - (1) Start bit
 - (2) character bit
 - (3) Stop bit.
 - ⇒ In this no format the bits of a character are set at a constant rate, but characters can come at any ways as long as they do not overlap.
- The Data msg is send one character or word at a time.

when no data is send over the line it is maintain at and ideal value
 (i.e) Logical(1)



start bit The start bit is 0 each character is preceded by start bit (पहिले आता)




Both the sender and receiver used a separate clocking signal.
 ⇒ It is not essential that they both be off exactly the same frequency.
 ⇒ The start bit is indicate the beginning of the character and the stop bit indicate end of character. the combination of start bit, character bit and stop bit is known as a frame.

Synchronous Transfer

- ⇒ In Synchronous transfer the system is used a common clock and the transfer of Data from sender to receiver with in a same frequency.
 - ⇒ This type of communication is called synchronous communication.
 - ⇒ In this communication the bits are inverted instead of start and stop bit.
 - ⇒ The sender and receiver share a common clock frequency and bits are transmitted simultaneously at a rate dictated by clock pulse.
- Note, Data Rate ⇒ No of bits per second or character per second
bits/sec → broad rate.



Parallel Data transfer



⇒ In parallel Data transfer each word are send at same time.


⇒ when a word of n bits is to be transmitted in parallel each bit is transmitted on a separate line along with a common ground line.

⇒ Thus a channel required $n+1$ lines.

⇒ If the time between successive samples is $\frac{1}{f}$ second, $n = 8$ bit and 2 successive word $w_1(010110)$ & $w_2(1010110)$ is $\frac{1}{f}$ sec

seen that. the time required to transfer 1 word is $\frac{1}{n}$ second (n, e) = time taken to transfer 1 bit.

⇒ It is in ~~practical~~ impractical over long distance because it require ~~large cost~~ for installing no of lines.



- ⇒ In serial Data transmission ~~Reiever~~ each bit of the word is sent in serially, i.e. at a time over single pair of wires.
- ⇒ A parallel to serial converter is used to convert the incoming parallel data to a serial form.
- ⇒ If the bit rate is retained after the parallel to serial conversion, the times



taken to transmit a word in serial data transmission will be n times more than the time taken in parallel data transmission

UNIT - III

Date
04/09/2018

Instruction Set →

- Instruction → Instruction is a Command to the processor to perform a given task from on specified Data.
- ⇒ each instruction has two part i.e. task & to be perform called the operation and the second is the Data to be operated upon is called the operand.
 - ⇒ And instruction is a binary pattern Based on the architecture of C.P.U to perform a specific function.
 - ⇒ The entire group of instruction is called the instruction Set



opcode	source operand field	destination operand field
--------	----------------------	---------------------------

[fig: A simple instruction format]

opcode specifies the particular operation that is to be perform

Operand field specifies where to get the source & destination operand

Types of perform operation

- ↳ types of operation performed by an instruction
- ① → Data transfer b/w memory & C.P.U register
- ② → Arithmetic and logic operation on data
- ③ → Perform sequencing and control
- ④ → I/O module

Instruction Representation

Each instruction is represented by a sequence of bits.

- ⇒ The instruction is divided into field corresponding to the elements of the instructions.
- ⇒ Binary Representation of instruction is difficult

So that symbolic representation of machine instruction is used.

Ex:-

$$D = B + C$$

Load B

Add C

more > BC

⇒ Any program written in High level language must be translated into machine language to get executed.

So the instruction set of the Processor must be sufficient to express any of instruction from High level language into machine language.

Instruction format

- ⇒ zero Add^x Instruction (PUSH A)
- One - Add^x Instruction (Load D, Add C)
- Two - Address instruction (MOV X, A)
- Three - Address instruction. SUB Y, A, B
(ADD T, A, B)

Ex:-

⇒ Instruction types or instruction format are depends on number of address specified in an instruction. There are 4 types of

instruction format.

(1) zero add^x Instruction ⇒ zero add^x instruction are applicable only in stack memory organization.
⇒ A stack is LIFO (Last In First Out) set of locations.

⇒ Ex:- PUSH, POP


$$OP3 = OP1 + OP2$$

PUSH OP1

PUSH OP2

Add

POP OP3




(2) One add^x instruction ⇒ This instruction

has the add^x of operand only.

The second operand will be of a processor Register called Accumulator.

⇒ The result of Accumulator move to main memory by another instruction.




Ex:-

Load D

Add C

(3) Two - Add^x instruction ⇒ It can be obtained by storing the result of operation into the memory add^x.

of one of these operand




Ex. move Y, #

Three add^r instruction → A machine instruction with program counter but no operand storage in the C.P.U is called 3-add^r machine instruction.

It consist of following part

- operation code.
- Address of operand called Add1 & Add2
- Address of memory locations where the result of operation is to be stored.



Eg. → ADD R₁, A, B (R₁ ← m[A] + m[B])

ADD R₂, C, D (R₂ ← m[C] + m[D])

Instruction of types

- Data processing (Arithmetic & logic instruction)
- Data movement (Data transfer instruction)
- Control instruction (Test & Branch)
- I/O instruction

(2) Data Processing → Data processing instructions include arithmetic & logic instruction.
→ The arithmetic instruction provide computational capability for processing numeric data and logic instruction provide capabilities of performing logical operations on the bit of a word.

Ex →

Data Processing

Arithmetic instruction

- ADD +
- ADD with carry (+ cin)
- Subtract (-)
- multiply (*)
- Increment & Decrement
- Arithmetic shift

Logic instruction

- AND, OR, NOT, XOR
- (Per form specified logical operation bit by bit)
- logical shift
- Rotate and convert.

(3) Data Movement → These instructions are the subgroup of Data storage instruction.

→ These instructions are used to copy information from one location to another either in the processor internal register or in the External main memory.

→ These instructions are as follows →

Ex → Move, Load,

MOVE - Copy word or block from source to destination.

LOAD - Copy word from memory to processor registers.

STORE - Copy word from processor to memory

SWAP[Exchange] \Rightarrow Interchange the content of source & destination.

CLEAR \Rightarrow Transfer ~~data~~ word of 0's to destination.

SET Transfer word of 1's to destination.

PUSH Transfer word from source to top of stack

POP \Rightarrow Transfer word from top of stack to destination.

(2) Control Instruction (Test & Branch)

\Rightarrow There are two type of control instruction that is Test & Branch instruction.

\Rightarrow Test \rightarrow The Test instructions are used to Test the value of computation that is the instruction verifies the result and transfers control based on result.

Branch \rightarrow The Branch instructions are used depending on the decision

\Rightarrow These instructions change the sequence in which programme are executed

Jump / Branch \rightarrow unconditional transfer, load PC with specified address Jump cond

Jump conditional \rightarrow Test specified condition, if true load PC with specified address.

Jump to subroutine \rightarrow place current program control information including

Branch and link \rightarrow PC is known location, e.g. top of start; jump to specified address.

Execute: fetch operand from specified location & execute inst.

RETURN \rightarrow Restore current program control information

Skip conditional \rightarrow Test specified condition, if true, increment PC to the next instruction.

TRAP (Software interrupt) \rightarrow Enter supervisor module.

I/O Instruction \Rightarrow This type of instruction cause information to be transferred.

between the processor or main memory and External Input / output devices.

\Rightarrow INPUT $\xrightarrow{\text{Read}}$ Copy Data from specified I/O port to destination


OUTPUT $\xrightarrow{\text{Write}}$ Copy data from source to I/O port

START I/O \Rightarrow Transfer instruction to IOP to initiate I/O operation.


TEST I/O \Rightarrow Transfer status information to I/O System, to destination

HALT I/O \Rightarrow Transfer instruction to IOP to terminate an I/O operation.

Instruction Cycles & Subcycles



- \Rightarrow A Program $\xrightarrow{\text{resident}}$ in the memory unit of the computer consist of a sequence of instructions.
- \Rightarrow The program is executed in the computer by going through a cycle for each instructions.
- \Rightarrow Each instruction cycle is divided into subcycles or phases.
- \Rightarrow Each instruction cycle consists of following phases.
 - (1) ~~Phase~~ ~~Fetch~~ & instruction from the memory
 - (2) Decode the instruction
 - (3) Read the effective address of memory if the instruction has an indirect address.
 - (4) Execute the instruction.



Subcycle One Subcycles have 3 cycles.

& steps have 4.

→ At the beginning of Program execution
The processor fetch an instruction

from the memory.

→ The Program Counter Hold the address
of the instruction to be fetched.


→ And incremented to point the next
instruction.

→ The control unit decode the instruction to
find the required operation, no of operand
and the place where the operands
are stored.

→ The operands may decide where is the
register or can be taken from input
Device

→ Once the operands are available the
A.L.U unit perform the operation and
produced result store back into
either register or memory or output
Devices.

Fetch Cycle




Add Bu

Data Bu.

control Bu

5



⇒ During the fetch cycle and instruction
opcode are read from memory.

⇒ The following sequence of operation take
place During this cycle.

① The address of an instruction to be fetched
from memory is in program counter
(PC). This address is moved to
address register.

② The content of address register is placed
on the address bus.


⇒ ③ The Control unit generate the
Control Signals to read the Content
of the memory

④ The Content of the address memory location are ~~not~~ placed on the Data Bus and copy to Data registers. (DR)

⑤ The Data of (DR) place is move To instruction Register accord to fig.

⑥ The program counter is incremented by 1 to pointing the next Data in the memory

Decode Cycle



⇒ In this cycle instruction register content [IR] [Opcode] [operation code] are decoded by Instruction Decoder.

⇒ During Decoding process it is determine that the operands are present in C.P.U

Registers.

⇒ The Data Register content is the address reference.

⇒ The control unit generate the control address of the signal to read the operand in the Data Register.

Execution Cycle

⇒ In this cycle the actual operation is ~~not~~ perform.


⇒ The cycle may involve Registers, Read & write from memory or Input/output & Arithmetic & logical operation of A.L.U

Interrupt Cycle

During interrupt cycle the current content of program counter

is save so that the C.P.U can resume normal activity after servicing the interrupt.

⇒



[fig! - Data flow during Interrupt cycle]

- The Content of Program Counter → is transferred into Data Register to be written into memory.
- The special memory location is reserved for this purpose. for example stack.

Eg)- stack, stack pointer, program counter, stack pointer for interrupt

- This memory location is loaded into Address Register from the Control unit. It can be a stack pointer.
- The interrupt service routine address is loaded into the program counter, so the next instruction cycle with start by fetching first instruction from the interrupt services routine.

[Execution of a Complete Instruction]

→ The Execution of instruction requires the following steps

- fetch the instruction

- fetch the operand (content of memory location pointed at by the address field of the instruction)

- perform operation.

- load the result into Register

Execution Time ⇒ It is a time required to complete one instruction called as Execution Time

→ Instruction Execution required following steps to proceed execution.

Latency of instruction is those steps

[Step 1] ~~The instruction fetch operation is initiated by loading the content of program counter into (AR) and sending read request to memory to read the instruction.~~

~~Step 2 → memory Read is requested.~~

~~Step 3 → The processor is to be delay until the memory function completed. Signal is Received.~~

~~Step 4 → After the receiving the signal from the memory now the required instruction is available in (IR).~~

~~Step 5 → The content of memory are transferred by memory read operation.~~

~~Step 6 → The Content of register are transferred to the input off (A-L-U).~~

* now the operands are available in A-L-U unit.

⇒ Step 6 → The main operation is performed.

Step 7 → The result is transferred to registers.

⇒ The end signal in §7 indicate that this is the last step of the current instruction, and it causes a new cycle to begin by returning to step 1

→ The sequence of step required to perform three steps are single bus organization of C.P.U




fig:- C.P.U BUS]

fig:- Single Bus Organization]

ADD R₁(R₂)

Step	Action	Comment
1	P _{out} , M _{ARin} , Read, Select +	Load PC in M _{AR} and Read to memory.
2	Z _{out} , P _{cin} , Y _{in} , WMFC	Load PC with next address, wait until memory respond
3	MDR _{out} , IR _{in}	Load instruction from MDR to IR
4	R _{2 out} , M _{ARin} , Read	Load Read 2 nd operand pointed by R ₂
5	R _{1 out} , Y _{in} , WMFC	Transfer second operand to Y _{in}
6	MDR _{out} , SelectY, ADD, Z _{in}	Add operand y _{in} + store in Z
7	Z _{out} , R _{1 in} , END	Transfer the result back to Register R ₁

Micro operation

- ⇒ To perform fetch
- ⇒ decode and execute operations
- ⇒ processor unit perform micro operation
- ⇒ Y, Z & temporary reg → used only by C.P.U for temporary storage

- During execution [Programmer cannot access these Registers]
- DR, ALU and interconnecting bus is referred to a data path
 - Register R₀ --- R_n, includes general purpose and special purpose registers (stack, index, reg. etc.)
 - 2 - option for I/P of the A.L.U.-
 - ① mux is used to select one input.
 - ② it select either output of reg
 - When I/P = 1 or a constant no. as an I/P for the A.L.U.
 - According to select I/P
 - select constant no. when I/P = 0
 - constant no. used to increment PC

[Fetching word from memory]

- ⇒ opcode fetch cycle gives the opcode off fetching a word from memory to C.P.U.
- ⇒ opcode specifies address of memory location where the word is stored.
- ⇒ C.P.U transfer address of word to address register, which is connected to address

- line of memory bus.
- ⇒ To read word C.P.U activate Read signal.
 - ⇒ Memory copy Data from Address Register to Data Bus.
 - ⇒ C.P.U then read Data from Data Register and load to specified Register.
 - ⇒ The MFC (Memory fetch completed) all memory control signal for memory transfer. \rightarrow Transferred \rightarrow No Thr.
 - ⇒ if MFC = 1 (it means content have been read and available on the bus)
 - $MFC = 0$ (it means content have not been read and not available on the bus)

MFC = 1 → Ex:- Address of memory location to be accessed in R_1 .


⇒ Memory content to be loaded in R_2

- AR $\leftarrow [R_1]$
- Read signal
- wait for MFC signal
- $R_2 \leftarrow [DR]$

Writing A word In Memory


- ⇒ To place word in memory the C.P.U
- Perform opcode fetch cycle and operand write cycle.
 - C.P.U invoke operand write cycle address is loaded into (AR).

- ⇒ Data word first loaded to (DR) and Right command issue to memory.
- ⇒ On Receiving write command Data word is written into memory.
- Eg:- Data word to be stored in R_2 and memory address in R_1
- AR $\leftarrow [R_1]$ • Address place in AR
 - DR $\leftarrow [R_2]$ write: Data placed in DR and send write signal to memory
 - MFC = 1 : data written to specified address.



- ⇒ Control unit generates Timing and control signals for the operations of the computer system
- ⇒ The Control unit communicate with ALU and main memory it is also Control the Transmition between Processor, Main Memory, and various peripheral Devices.

Hardwired Control unit




[Fig:- Hardwired control unit]

- ② Working
- ⇒ Hardwired control unit is implemented by logic gates, Decoder, flip flop etc.
- In the Hardcore.
- ⇒ The Control signals are generated as an output of logic gates.
- ⇒ The instruction Decoder Decodes the instruction loaded in the IR.
- if the IR is an 8-bit Register then instruction Decoder generates 2^8
- ⇒ 256 lines, 1 for each instructions.

- ⇒ According to code in IR only one line is activated at a time.
- ⇒ The Step Decoder provide a separate line for each step or a time slot in a control sequence.
- ⇒ The Encoder gets the input from the ID, Step Decoder, external Input and Conditional code.
- And generate an individual control signal.
- After execution of each instruction the control signal is reset Control step counter and make ready for next instruction.

Microprogrammed Control Unit



- ⇒ In this machine Control Signals are generated by a Program similar to the machine language Programme.
- ⇒ Control word ⇒ It is used for which individual bit represent various control signals each of the control

step in the control sequence of an instruction. Defines a unique combination of 0's & 1's in the control word.

⇒ microprogramming is method of control unit design in which the control signals selection and sequencing information is stored in ROM or RAM called a control memory.
⇒ They control signals to be activated at any time are specified by microinstructions.

⇒ A sequence of one or more microoperations designed to control specific operation such as addition, multiplication etc. is called a microprogrammed. ⇒ The component of the control unit work together as follows.

(i) The Control address register (MPC) holds the address of the next microoperation instruction to be read.

Every time a new instruction is loaded into the IR, the output of the clock level starting address generation is loaded in MPC.

(ii) When address is available in control address register the sequencer issue read command. (Jump, Subtraction, Addition, Load, Store)

- (3) After issue the read command the word from address location is read into the micro-instruction register.
- (4) The MPC is automatically incremented by clock.
- (5) The control word issue the control signal in the form of 1's & 0's. In this word individual bits represent the various control signals.

Advantage of Micro-program control

- 1.) It simplifies the design of control unit.
- 2.) Control function are implemented in Software.
- 3.) It is more flexible and can be changed to accommodate new system specification or to correct the deviation error quickly.
- 4.) Complex function such floating point arithmetic can be realized efficiently.

Disadvantages

- 1.) It is slower than hardware control unit.
- 2.) It requires extra hardware cost to achieve flexibility.

Instruction sequence
Jumps
Subtraction
Addition
Load
Store

Difference b/w Hardwired & microprogrammed

Hardwired	Microprogrammed
① Speed is fast	① Speed is slow
② Implement in hardware	② Software
③ Ability to handle large & complex instruction	③ Easy
④ Designing is difficult for more operation	④ Easy
⑤ Ability to support diagnostic features	⑤ RAM & ROM used
⑥ No memory used	⑥ Used in RISC Reduced instruction set computing

- Micro program sequencer \Rightarrow The basic component of micro program control unit are the control memory, an d circuit that select the next address.
- The address selection part is called micro program sequences \Rightarrow A micro program sequencer is a general purpose building block for micro program control unit.
- The main purpose of micro program sequencer is to present an address to the micro memory so that micro instruction can be read and executed.
- \Rightarrow The task of micro program sequencing is done by micro program sequencer.
- There are 2 factors that must consider by while designing micro program sequencing.
 - ① Size of micro instruction
 - ② Size of micro program

Microprogram Sequencing

- Micro instruction \Rightarrow A micro instruction contains control signals and sequencing information the control structure micro instruction
- A simple way to

② The address generation time

The size of micro instruction \Rightarrow should be minimum shows that the size of control memory required to store micro instruction is also less. This reduced the cost of control memory.


NOTE: With less address generation time the micro instruction can be executed in less time, resulting better output.

During execution of micro program the address of next microinstruction to be executed is 3. source.

(i) Determine by IR \Rightarrow occurs only once per instruction cycle.

(ii) Next sequential address stored add of separate micro instruction

(iii) Branch (condition code) [First microprogram sequencing]



⇒ ① The fig shows a block diag of control memory and associative hardware needed for selecting the next micro instruction address.

⇒ ② The micro instruction in control memory contain a set of bits to initiate micro operations in computer Register and other bits to specify the method by which the next address obtained (selected) through the (or) gate to the microaddr Register OR MPC shows that the address can be modified on the basis of data in the IR.

⇒ ③ The MIR is loaded micro instruction and is decoded to produce the required control signals.

⇒ ④ A micro instruction cycle can be executed faster than instruction cycle because micro instructions are stored in the C.P.U., whereas instruction must be fetched from an external memory.

Horizontal and Vertical microprogramming

Horizontal M.P

→ Horizontal Approach has each bit for each signal that is required to control all microprogramming level components.

2. This means that programmes need to use every bit in the microinstruction for each control.
3. Each control signal is represented by a bit in micro instruction.

Vertical M.P

1. Vertical Approach only use the opcode that represent micro instruction that it needs.
2. To understand the opcode a decoder is required.
3. It needs a small storage to store micro programmes.
4. .

Ex :- Instruction format.

$$X = (A+B) \cdot (C+D) \text{ into}$$

3-add, 2-sub, 1-add


UNIT-II Memory organization

Memory Organization



Reg
↓
Cache
↓
M.M
↓
S.M

◆ MEMORY → Memory is an essential component of Digital Computer we to store Programmes and Data.
→ There two types of Memory.



→ Main Memory → The main memory is a fast memory.
→ It stores programmes along with data which are to be executed.

→ It also stores necessary programmes of system software, which are required to execute user programmes.

→ It is a volatile memory. It means all the data loses their content when the power is switch off.

Ex:- RAM

Secondary Memory

→ Secondary memory is permanent storage used to store programs and data.


→ The size of secondary memory is very large.

Ex:- Hard disk, Compact disk, magnetic tape, magnetic disk, optical disk etc.

Cache Memory

→ It is very fast and expensive memory used to remove the mismatch of speed between processor & main memory.

→ It exists between the C.P.U & Main memory



Instruction Fetch
Program Counter
Register File
Memory Address
Memory Data
Control Unit
ALU
Register File
Memory Address
Memory Data
Control Unit
ALU

Memory Access Method

Random Access

Sequence Access

Direct Access

Each memory is a collection of various memory locations. Accessing the memory means finding and reaching desired location and then reading of the information from that memory location. There are three access methods.

In this method each memory location has a unique address using the unique address each memory location can be addressed independently. In any order. in equal amount of time.


Sequential Access → In this method memory location is accessed in a certain predetermined sequence called serial.

Direct Access Method → In direct access method information is stored on tracks and each track has a separate head/ write head. Using the read/write head information of that track would be accessed sequentially.

This feature makes it a semi random mode and generally used in magnetic disk.

Access time \Rightarrow The time required to read or write the Data into particular address in memory. It is called Access time.

Memory Hierarchy



Memory Classification

RAM (Random Access Memory)

\rightarrow Static RAM (SRAM)

\rightarrow Dynamic RAM (DRAM)

ROM (Read only memory)

\rightarrow PROM (Programmable)

\rightarrow EEPROM (Electrically Erasable)

\rightarrow Flash


ROM

\Rightarrow This is Read only memory the Data can't be written in this memory it is non volatile that is it can hold Data if power is switch off.

\Rightarrow ROM is used to store Binary Codes for the sequence of instructions in the computers and the Data. the Size of


ROM is large.

\Rightarrow And it is cheaper than Cache memory and RAM



PROM [Programmable Read only Memory]

- Programmable ROM contains all the fuses intact. Given all ones in the bits of the stored words.
- ⇒ It provides programmable facility.
- ⇒ Each address select Data line instruction and has \overrightarrow{I} on mosfet.
- ⇒ When the fuse is intact the memory cell is configured as logic 1 and when the fuse is blown down that is open circuit the memory cell is logical 0.
- ⇒ Logical 0's are programmed by selecting the appropriate select line and then driving the vertical Data with a pulse of High Current. [Fig:- Single fused PROM cell]




- ⇒ EPROM: In PROM Once fixed pattern is permanent and can't be altered or changed. The erasable PROM can be restored to the initial state even though it has been previously programmed.
- ⇒ When EPROM is placed under a special Ultra-violet light for a given period of time the data are erased.
- ⇒ After erasing the data EPROM return to its initial state and can be programmed to a new set of values.

EEPROM

- ⇒ Electrically EEPROM also uses mosfet circuit and very similar to the EPROM.
- ⇒ Data is stored as charge or no charge on an insulated layer.
- ⇒ In EEPROM programmed connection can be erased with an electrical signal instead of ultra violet light.
- ⇒ EEPROM allows selected erasing instead of erasing all information, since the information can be change by using electrical signal.

RAM (Random Access Memory)

RAM \Rightarrow



[Fig:- Block Diagram of Ram]

- RAM is a Semiconductor memory
- It is also known as Read / Write memory it is called Random Access because the time it takes to transfer information to or from any desired location is always same.
- It is a volatile memory
- The n Data input lines provide the information to be stored in memory and n-Data Output lines supply the information out of memory.
- The K - address line specify the particular words chosen among the many available memory location.

→ To control signal: write come and read is we to transfer to control the data into the memory and Read the Data from the memory.

Types of RAM

→ Static RAM (SRAM)

→ Dynamic RAM (DRAM)

SRAM

→ The static RAM retains its content as long as power is supplied. However data is lost when the power is switched off. Due to the nature of volatile, SRAM does not have to periodically referenced.


→ A flip-flop is used as a memory cell in the SRAM. So the flip-flop are constructed by using MOS Transistors.

→ Static RAM chips use a matrix of 6 - transistors.

The transistors do not require power to prevent leakage, so the static RAM need not be refreshed on a regular basis.

Characteristics of SRAM (Static RAM)

- (1) Faster
- (2) Expensive
- (3) Use transistors
- (4) used in Cache Memory
- (5) high Speed Consumption (Basic Structure of SRAM)



1. The Basic Structure of Static RAM has + flip-flop for Read & Write operation and the Data Bus is represented D_0 to D_3 that carry the Data.

Write operation →

• Gate 1 Enable - when chip select $CS = 1$ and $R/W = 0$.

• O/P of gate 1 → to enable i/p of all I/P buffer

• Address Select line → select the specified register (has 4-bit data for each register)

• Data is loaded onto D-flip-flop.

Read operation !

• Gate 2 enable - when chip select $CS = 1$ and $R/W = 1$

• O/P of gate 2 is connected to enable i/p of output buffer

• The 4-bit data is read from the

Specified register

Disadvantage

① Refreshed is


not required

Disadvantage

① High Cost

② need more current

Floating Cell



T₁ & T₂ ⇒ Access transistor, access to stored data for read and write.

COL ⇒ Control Access [WL=0], hold operation

[WL=1, read/write operation]

3 - operation

Hold

- COL=0 access transistor
- Data cutoff
- Data holding latch /

write

- WL=1, Access transistor on
- New Data applied to bit
- Data in latch overwrote with new value

Read

- WL=1, Access transistor on
- Read data from memory
- Read operation

[D-RAM]

Date 28.09.16

Page

Dynamic RAM → Dynamic Ram is a semiconductor main

memory.

② ⇒ It retains Data for only few mill seconds and must be refreshed periodically.

③ ⇒ It stores each bit of data on a small capacitor within the memory cell.

④ ⇒ The Capacitor can be either charged or discharged and this provides two states '1' & '0' for the memory cell.

⑤ ⇒ It contains 1000 of memory cells.


⑥ ⇒ It requires only a single transistor and provides much higher level of memory density.

Advantages of D-RAM

- (1) High density
- (2) Low cost
- (3) Simple memory cell structure
- (4) Used in main memory.
- (5) Large size

Disadvantages of D-RAM

- (1) Data requires Refreshing
- (2) Slow operation speed
- (3) Complex manufacturing process
- (4) Non-volatile

DRAM cell:Word line (WL)

- T - used to control access to cell
- C - Capacitor, used to store charge (1), discharge (0)

⇒ Two lines are connected to each dynamic ram cell that is word line (WL), single bit line.

So that the required cell can have data read or write to it.

To write:

- The value into cell (0 or 1) is placed on single bit line & word line is enable.

This charge the capacitor if "1" to be stored and discharge if a '0' is to be stored.

To Read:

- To read the value of capacitor is examined when the address line is selected, the transistor is open and the charge stored on the capacitor is fed out onto bit line

Bit line

→ Difference between static RAM & Dynamic RAM

Static RAM


1. It contains less memory cell per unit area
2. Faster access time
3. High cost
4. Use flip flops
5. Used in cache memory
6. Refreshing is not required
7. Memory is static

Dynamic RAM

1. Contains lots of memory cell per unit area
2. Slow access, more access time
3. Cost is low
4. Use capacitor
5. Used in main memory
6. Refreshing is required after few millisecond
7. Dynamic

DRAM Organization

3 method to organize the memory.



1-D RAM

For a Computer System the system performance depends on the processor and the main memory.

⇒ Most of the Bus Cycle require access of main memory to read program instruction and to read or write Data into the memory.

⇒ The Ram memory can be organize by three 3 methods.


1. 1 - DRAM
2. 2 - DRAM
3. 2 1/2 - DRAM

1-Dimensional Memory (RAM)

⇒ The Dynamic Ram is the main component of main memory because it has more memory cells per unit area compare to Static RAM.

⇒ It has 2^m storage location, each address store n bit word.

⇒ Capacity of Ram is $= 2^m \cdot n$ (address lines x no of bits per address)



Operations of 1-D RAM

⇒ Firstly the address of target location to be accessed is transferred via address bus to the Ram address Buffer (Decoder).

2. This address is then processed by add by a splitter to open decoder, which select the required location in the storage cell.

3) For Read operation the content of addressed location are transferred from the storage cell unit to the Data Buffer & then to the Data Bus.

4) For write operation the word is transferred from the Data Bus to the selected location in the storage cell unit.


Disadvantage of 1-D RAM

- (1) It is not desirable to permit simultaneous reading & writing.
- (2) The circuit is complex because it has only address access circuit.
- (3) In this we can not increase the memory capacity.
- (4) To solve this problem we use 2-D RAM.

[2-D RAM]

→ The 2-D RAM is suitable for large memory capacity organization.

→ For large capacity memory the storage cell is divided into Row & column address.



⇒ Here the m bit address word is divided into two part mx & my for row address selection & column address selection respectively.

⇒ The cells are arranged in a rectangular array of $\frac{N_{\text{row}}}{m} \leq 2^{mx}$ rows & $\frac{N_{\text{col}}}{n} \leq 2^{my}$ columns.

m & n → no. of bits for row address and column address.

⇒ So the total no. of memory cells in 2-D memory organization → $N_{\text{row}} \cdot N_{\text{col}}$.


⇒ The 2 Dimensional organization requires much less access circuitry than 1-D RAM organization for the same storage capacity.

$\lceil \frac{2}{2} \rceil$ Dimensional RAM Organization

⇒ An $\lceil \frac{2}{2} \rceil$ Dimensional RAM the size of column lines and Row lines are unequal.

⇒ If the column lines and row lines are split into unequal size it is referred to as $\lceil \frac{2}{2} \rceil$ RAM organization.

Eg:- $\lceil \frac{2}{2} \rceil$ D RAM organization with memory capacity 256×64



⇒ Two Decoders are used to implement this organization.
⇒ 1-Decoder is called Row Decoder and other 1 is called Column Decoder.
⇒ The memory consists of 256 Rows and 64 columns.

⇒ Each Row is selected by activating any one row at a time by using row Decoder.

⇒ Similarly column Decoder selects 1-column at a time.

Auxiliary Memory

⇒ Large storage requirement of a computer system is fulfilled by Auxiliary Memory.



⇒ The most common Auxiliary Memories are ① magnetic disk ② magnetic tape.

Magnetic drum, optical disk are also auxiliary Memory but it is not used frequently.

⇒ Hard disk & floppy disk are important Component in all micro Computer and mini Computer Systems.

- (i) Magnetic Disk \Rightarrow A magnetic Disc
 is a thin, circular metal plate.
 \Rightarrow It is coated with thin magnetic film,
 usually on both sides.
 \Rightarrow Digital information is stored on the
 magnetic disc by magnetizing the
 magnetic surface in a particular
 direction.

\Rightarrow The disk are mounted on a
 rotary drive so that the
 magnetized surface moves in close
 proximity to magnetizing coil or
 to magnetizing coil or



[fig 1] - Read/write Head [magnetic thin film]

- \Rightarrow The Head consist of a magnetic yoke (frame) and magnetizing coil.
- \Rightarrow The digital information can be stored on magnetic film by applying current pulse of suitable polarity to the magnetizing coil.
- \Rightarrow magnetic tape is the most popular storage medium for large data that are sequentially accessed at once.
- \Rightarrow The tape is formed by depositing magnetic film on the tape.
- \Rightarrow In magnetic tape iron oxide is used on a magnetizing material.
- \Rightarrow The information is recorded on the tape with the help of read/write head.

⇒ It (1's & 0's) magnetise or non-magnetise magnetic tiny invisible spot.

⇒ There are seven or nine bits (corresponding to one character) are recorded in parallel across the width of the tape, perpendicularly to the direction of motion.





Fig:- Magnetic Recording with read/write head

⇒ A separate read/write head is provided for each bit position on the tape so that all bits of character can be read & write in the parallel.



⇒ The read/write opening provides access for the read/write head and the index access hole allows the use of photo sensor to stabilize a reference position. When the write protected notch is covered, the data can not be recorded on the disk, preventing accidental loss of data.

Optical Memory

- 1983
- Compact disk(CD)
- 60 min audio media
- Non-erasable
- Types:
 - CD-Rom
 - WORM
 - Erasable

Optical Memory

www.aktututor.in

↓
① ROM

↓ Erasable
↓ Non-erasable.

- The first optical memory device is the compact disk (CD). The CD is a non-erasable disk that can store more than 60 min of audio / video information.

↓
② ROM
(write once Read
memory)

there are three types of optical memory.

↓
③ CD-Rom



- CD-Rom is similar to the compact disk. It uses similar technology as used in compact disk.
- The binary data is stored in the form of 0.1 μm wide pits.
- In a circular track on a plastic substrate.
- A laser beam scans the tracks to read & write the data.
- ⇒ A standard CD-Rom has capacity of about 600 mb.
- ⇒ The surface time is about 100 milliseconds.

↓
④ Erasable
optical
disk

↓
⑤ WORM

↓
⑥ Write Once Read
Memory

and the data is transferred from the disk at a read off 3.6 mb/s \rightarrow mbps.



[Fig:- Recorded portion of
showing pits along with tracks]
WORM (Write Once Read Many) \rightarrow

\rightarrow In Application where 1 or a small number of copy off data is needed the WORM CD is used.

WORM Storage mobiles one time writing provide and unlimited reading of the data. The data can't be over written or erased but can be updated by writing new information into a file at another location. The new file is then linked to the original file by a software.

[Erasable optical disk]

\Rightarrow These storage media are used in applications where stored data requires frequent changes.


\Rightarrow In these disk magnet optic technology is used to produce Read/write memory. In this technique the memory of laser beam is used to gather with magnetic field to record and erase the data or information.

Ex:- pen drive

Taking notes
notes (Parabola) should always be written vertically now

[CACHE MEMORY]

- The speed of main memory is very low in comparison with speed of processor so that processor has two bit to access instruction and data from main memory.
- To reduce this mismatch a fast memory is placed between the processor and main memory, it is called cache memory



- The effectiveness of cache memory is based on a property called locality of reference.

- [1] Program Locality → In cache memory the prediction of memory location for the next address is essential.
- This is possible because computer system access memory from consecutive

location this prediction is known as program locality.

- [2] Locality of Reference → Analysis of a program shows that most of the execution time spend on routines in which many instructions are executed repeatedly.


- These instructions may include a loop or procedures that repeatedly call each other subroutine.

- If the active segments of the program can be placed in a fast memory then total execution time can be reduced significantly.

- The correspondence between main memory blocks and cache block is specified by a mapping function.

- When cache is full and a memory word that is not in the cache is referenced, the cache control hardware must decide which block should be removed to create space for new block.

Cache memory system




Hit Rate $\Rightarrow \frac{\text{no of hits}}{\text{no of read/write bus cycle}} \times 100\%$.

\rightarrow The % of access where the processor finds the data in the Cache memory is called hit rate.

\rightarrow The Hit rate is normally greater than 90%.

\rightarrow levels of

Levels of Cache / Types of Cache



Unified and Split Cache


Unified Cache

- Stores instruction and data at same place.
- Unified Cache is a type of Cache.

Split Cache

- Split Cache is separated into two parts. 1 part can only be used to store instruction and second part is used to store data.

- Split Cache is type of Cache



Write Policy (Cache updating)

\rightarrow In Cache system the copies of same Data can exist at a time One in Cache and other one in main memory.

\rightarrow If 1 copy is altered and the other is not, to different sets of data become associated with the same address. To prevent this the Cache System is updated such as

(1) write through policy.

(2) Buffer write through system

(3) Write back policy

Write through policy

→ In this scheme the cache controller copies data to the main memory immediately after it is written to the cache memory. → due to this the main memory always contains valid data and any block in the cache can be overwritten immediately.

draws:

Buffer write through System ⇒


In this scheme the processor can start a new cycle before the write cycle to the main memory is completed. This means that the write accesses to the main memory are buffered.

⇒ In such system the cache location & main memory location are updated simultaneously.

Write back Policy

→ In this method only the cache location is updated during the write operation. → the location is then marked updated with an associated flag bit often called modified bit.

→ The main memory block will be updated later when this block will be removed, this is called write back policy.



→ The cache memory can store a reasonable number of blocks at any given time. but this no is small compare to the blocks in the main memory.

→ The a mapping function is use to relate the main memory blocks and Cache memory blocks.

→ There are three mapping function. Show in above fig! —

⇒ Consider a case of cache memory consisting 128 blocks 16 word each for a total of 2048 words (128×16)

⇒ Assume that main memory is addressable by 16 bit address so main memory has 64K words.

Memory	Mem Capacity	No of blocks	No of words in block
1. Cache	2048 (2K)	128	16
2. Main memory	64K	4K	16

⇒ The Group of 128 blocks forms Page in main memory

Direct Mapping

⇒ The main memory blocks can be placed in one and only one place in the cache memory, this mapping is called direct mapping.


It is the simple mapping technique. In this technique each block from main memory goes to only one possible location (fixed place) in the cache memory.

One possible location (fixed place) in the cache memory.

⇒ The block of main memory map to the $j \bmod 128$ of the cache.

⇒ The placement of a block in the cache is determined by the address of main memory.

⇒ This address is divided into 3 fields. That is




Main Memory \rightarrow 64K

block \rightarrow 4K \Rightarrow 4×10^24

word \Rightarrow 16

\Rightarrow 4096 block




Cache - 2048

Block - 16

Word - 16

$2^{16} \rightarrow 16 - 7 - 4$

9 5



Main Memory Add

Tag	Block	word
5	7	4

$$5\text{-bit} = 2^5 \Rightarrow 32$$

word field

⇒ The lower order 4-bit select one of the 16 words in a block. This field is known as word field.

⇒ The second field is known as block field and we use to distinguish between blocks of the memory or the block from the other block.

⇒ The third field is Tag field - after placing block in the Cache a given block is identified uniquely by its main memory block number it is referred to as tag.

⇒ When a new word is first brought into the Cache, the Tag bits are stored along side the data bits.

⇒ The Tag field of C.P.U address is compared with the tag in the word read from the Cache.

If the two tag match there is a Hit (read from Cache memory). If there is no match then it is Miss (Data is not available in the Cache, Data read from main memory).

Associated Mapping

⇒ This ~~too~~ technique faster and flexible than Direct mapping.
⇒ As this a main memory block can be placed into any block in Cache. As there is no fixed block, the memory address has only two fields i.e.) word field and Tag field.

⇒ This technique is also called fully associated Technique.

Memory add

Tag	word
12	4

Cache


Tag 0	Block 0
Tag 1	1

Block 0

main
memory
block is
placed
at any
block

Block 4

Q1 A direct map Cache / consist 256 slots.
 Main memory contains 320 blocks of
 16 words. find tag, block & word bits
 Ans
 block \Rightarrow 256, 28, 8 bits block
 words \Rightarrow 16, 2⁴, 4
 size of main memory \Rightarrow
 1) 32×2^{10}
 2) 25×2^{10}
 3) 256×32
 $\Rightarrow 2^8 \times 2^5 \Rightarrow 213$
 $\Rightarrow 2^{13} \times 16 \times 4, \Rightarrow 2^{13} \times 2^6$
 $\Rightarrow 2^{19}$
 $\Rightarrow 19 - 8 - 4$
 $\Rightarrow [7 | 8 | 4]$



[fig- 2way set associative]

Tag	Set	Word
8	6	+ 6 bit

- ⇒ The set associated mapping is a combination of both direct mapping and associated mapping.
- ⇒ It takes advantage of both direct and associated mapping.
- ⇒ The block of the cache memory are grouped into sets, and the mapping allows a block to reside in any block of a specific set.

→ So the problem of direct mapping is removed by having some choice for block replacement.

→ at the same time hardware cost is reduced by decreasing the size of associative search.

Ex) a block set associative cache consists of 64 blocks divided into 4-block sets.

The main memory contains 4096 blocks, each consisting of 128 words.

(i) How many bits are in a main memory address.

(ii) How many bits are there in Tags & words bits

(iii) what is the size of cache memory

$$\text{Size of main memory} = 4096 \times 128 \\ = 2^{12} \times 2^7 \\ \Rightarrow 2^{19}$$

Total bits for main memory address = 19 bit

$$\Rightarrow \text{words} = 128 \Rightarrow 2^7$$

Total bit = 7 bit

$$\Rightarrow \text{Sets} = 2^6 \Rightarrow \frac{64}{4} \Rightarrow 16 \Rightarrow 2^4 \text{ sets}$$

No of bit $\Rightarrow 4$ -bit.

Tag

Tag	blocks	words
8	4	7

19 bit (memory address)

19, 4096

$$19 - 4 - 7 \Rightarrow 8$$

Size of cache \Rightarrow 19 bit.

Q) A set associative cache consist of 64 slots divided into 4 slots sets the main memory contains 4K blocks of 128 words each. So the format of main memory address.

Ans) Tag \Rightarrow ?

words \Rightarrow ?

(set) blocks $\Rightarrow \frac{64}{4} \Rightarrow 16$ blocks $\Rightarrow 2^4$

words \Rightarrow no. of bit

$$\text{size of main memory} \Rightarrow 128 \times 4096 \\ \Rightarrow 2^7 \times 2^7$$

$\Rightarrow 2^{14}$

Total bits of main memory address = 19 bit

words $\Rightarrow 4$

$$\text{blocks} \Rightarrow 128 \Rightarrow 2^7 \Rightarrow 7$$


$$19 - 7 - 4 \Rightarrow 8$$

Tag	blocks	words
8	7	4

stacked \Rightarrow

Q9 A block set associative memory 128 blocks divided into 4 block sets & the main memory consist of 16,384 blocks and each block contains 256-8 bit word. How bits are required for addressing main memory.

② Tag/Get / word



Virtual Memory

⇒ Virtual memory is a capability of operating system [Memory Management Capability] that uses Hardware & Hardware.

Software to allow a computer to compensate for physical memory shortage by temporarily transferring Data from main memory to Disk storage.

⇒ Computer have a finite amount of RAM so memory can run out, especially RAM multiple programmes run at the same time.

⇒ A system using virtual memory can load larger programmes of multiple programmes running at the same time, allowing each each task & without having to purchase more RAM.

⇒ The virtual address space is increased using active memory in RAM and swap in active memory in hard disk to form contiguous addresses that hold both the application & Data.


⇒ Virtual memory is a memory management technique that provides an abstraction of the storage resources that are actually available on a given machine, which creates the illusion of a very large main memory.

⇒ When the programmes does not completely fit into main memory then it is divided into Segments.

⇒ The segments which are currently being executed are kept in main memory and the remaining segments are stored in the secondary storage device.

(i) If an executing program needs a segment which is not currently in the main memory, the required segment is copied from the secondary storage device.

(2) when a new segment of a program is to be copied into main memory it must replace another segment already in the memory.



[Fig:- virtual memory organization]


Logical Address Space ⇒ The address generated by the processor is called logical address or virtual address.

⇒ The set of such address is called logical address space.

Physical Address Space ⇒ The physical address space is the range of physical addresses that can be recognized by the memory.

⇒ The physical address is the address that represent the data in physical memory.

⇒ The memory management unit (MMU) controls the virtual memory system and it translates the logical address into physical address.




Paging & Address Translation

⇒ The mapping of logical Address to physical Address is done by the memory management unit which is a hardware device.

This mapping is known as paging technique.

⇒ The translation of logical address to physical address is done by paging.

Technic.



P = Page no
F = frame no
d = offset

Page No = size of frame

⇒ In paging tecnic Physical memory is divided into frames and logical address is divided into pages and all mapping information of

• Page, former store page map table.
⇒ The logical address space is divided into fixed size blocks.

⇒ Page No → The no of bits required to represent the pages in the logical address space.

frame No → The no of bits required to represent the frame for particular word or frame size of in physical address space.

(Offset) No of bits required to represent a particular word in a page or particular word in frame.

e.g., if logical add. = 31 bit
logical address space = 2^{31} words

PAN space byte,
bit
word AS - word

$$\Rightarrow \text{No of Page} = \frac{\text{logical add space}}{\text{Page Size}}$$

$$\Rightarrow \text{No of frame} = \frac{\text{phy add space}}{\text{frame size}}$$

Ex: ⇒ Physical address space = 4K word & logical address space = 8K words find the logical address & physical address & No of Pages & frames ⇒ Assume page size = 1K.

$$\text{Rhy size} = 4 \times 10^{10} \Rightarrow 2 \\ \text{P-A} \quad 2^{12} \text{ bit} \\ \Rightarrow 12 \text{- bit}$$

logical add \rightarrow 8K \Rightarrow $2^3 \times 2^{10}$

$\Rightarrow 2^{13}$

logical add = 13-bit

Page size = 1K = frame size

2^{10}


\Rightarrow Page no \rightarrow $\frac{8K}{1K} \Rightarrow 8$

frame no = $\frac{4K}{1K} \Rightarrow 4$

NOTE \rightarrow The paging technique is a time consuming technique because it access first appropriate access from page entry from the page table and then fetch the desired data.

\Rightarrow To overcome this problem a virtual memory management scheme we a high speed cache for page table entries.

\Rightarrow This is called Translation look aside Buffer (TLB).



\Rightarrow TLB \Rightarrow TLB contains page table entries that have been most recently used
A TLB contains following entries

① Virtual page no.

② control bit

③ page frame no. in the memory

\Rightarrow The address translation proceed as follows.
given a virtual address the processor looks in the TLB for the referenced page.

if the page Table entry for this page is found in TLB, the physical address is obtained immediately (This is called TLB hit)

\Rightarrow If the page entry is not found in the page Table TLB it is called TLB miss then the required entry is obtained from page table. i.e. in the main memory and the TLB is updated. Then it is called TLB miss.

Segmentation

\Rightarrow A memory management technique in which memory is divided into variable size chunks which can be allocated to processes.

⇒ These memory chunks are called Segments.
A table stores the information about the all the segments that is called Segment Table.

⇒ The Segmentation allows the program to view memory as consisting of multiple address space of segments.

Segment Table


⇒ The Segment Table maps two dimensional logical address into 1-Dimensional physical address.

⇒ It consists of Base address and limit

⇒ Base address contains the starting Physical address where the segments reside in memory.


⇒ The limit specifies the length of the segments.

Logical View of Segmentation.




Logical Address

Segment No




	base addr	limit
0	500	600
1	2500	800
2	1500	400
3	4600	200
4	3800	400

(Segment Table)



Phys. Add. Spec.

⇒ Translation of 2D - Logical Add. into 1D Phys. Ad.



segment no \rightarrow No of bits required to represent the segment.

segment offset \rightarrow The no of bit required to represent the size of the segment.

Advantage of Segmentation

① ~~No internal fragmentation~~

② ~~No internal~~

③ Segment Table consume less space

Comparison to page Table

Replacement

Page Replacement Policy

\Rightarrow When a page fault (page being accessed isn't present in main memory) occurs, the operating system has to choose a page to remove from memory to make space for the page that has to be brought in. This is called page replacement policy.

\Rightarrow There are 3 important replacement policy.

(1) FIFO (First in First Out)

(2) LRU (Least Recently Used)

(3) Optimal memory page replacement

FIFO (Left)

\Rightarrow FIFO select for replacement the page least recently loaded in memory. This is simple policy and easy to implement which comes first replaced out first.

Early a memory consist of 3 frame and during execution of a program the following pages are referenced in the sequence 2, 3, 2, 1, 5, 2, 4, 5, 3, 2, 5

Frame	2	3	2	1	5	2	4	5	3	2	5
1	2	2	2	2	5	5	5	5	3	3	3
2		3	3	3	3	2	2	2	2	2	5
3			1	1	1	1	4	4	4	4	4

Page Hit = 3

No of Page = 11

Fault page = 11 - 3 \Rightarrow 8

Ex. Frame Size = 3

www.aktutor.in

6, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 0, 1, 6, 0

Ques	6	0	1	2	0	3	0	4	2	3	0	3	2	1	0	1	6	0	1
Ans	6	6	6	2	2	2	4	4	0	0	0	0	0	0	0	0	6	6	6
2	0	0	0	0	3	8	3	2	2	2	2	2	1	1	1	1	0	0	0
3	1	1	2	1	0	0	3	3	3	3	3	3	2	2	2	2	1	0	0
	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

Page hit =

5

Total No of Pages = 20

= 20 - 5 = 15

Paged flush