

# A CMOS Programmable Analog Standard Cell Library in Skywater 130nm Open-Source Process

Jennifer Hasler


Georgia Institute of Technology






Barry Muldrey, Parker Hardy


University of Mississippi






## Automated Digital IC Design






## Automated Analog IC Design



What if we had an  
Analog Standard  
Cell Library?





## Automated Analog IC Design

What if we had an  
Analog Standard  
Cell Library?




Talk discusses the first standard cell library


Open-Source, Skywater 130nm CMOS process  
(in fab, measurement results coming)



Barry Muldrey  
U. Of Mississippi


Parker Hardy  
U. Of Mississippi






## Floating-Gate Devices in Standard CMOS


### Floating Gate Circuit




### Thicker Insulator pFET    Tunneling Junction



### Capacitor Options






Without analog programmability,  
the challenge is huge

Floating-Gate Devices  
enables the opportunity

- Analog Programmability
- Standard CMOS

Yes.  
For 25+ years  
Almost every  
CMOS process

No library could satisfy  
a small percentage of cases  
with all the different circuits  
& device sizes.






IC design  
transformed by  
programmability

1. Subthreshold, near-threshold MOSFET design?
2. Why is op-amp design central to IC design curriculum?
3. Filter design: Focus only on  $G_m$ -C Techniques?

Three questions  
to cross towards  
system analog  
education future

SoC FPAA IC



Junior Level  
Analog Circuits  
towards System  
Level Design

brought  
into

Cloud Comm  
(e.g. remote  
setup)


ISCAS 2018

- Prog. FG biasing
- FG TA inputs
- •  $G_m$ C, Sub $V_T$  Design  
**(no bank of passives)**
- Configurable Design




## 20 years of FG-based FPAAs innovation

RASP 1.5 (2001-2005)




RASP 3.0 (2013-15)




- Core blocks ~ converged
- Computing in routing (FG enabled)

Initial Standard Cells inspired from  
FPAAs design exploration & successes

### Abstraction in Analog Design from FPAAs design





What IC process  
to implement a  
Std Cell Library?

350nm  
90nm


Skywater  
130nm


40nm  
65nm  
14nm

Open-Source  
(design files,  
tools)

General Fabrication  
Platform  
(reminds me of  
SoC FPAAs structure)


Enables wide use  
of Std Cell Library






## Skywater 130nm Device Details

### 5/10.5V NFET




(sky130\_fd\_pr\_pfet\_g5v0d10v5)

Thick Insulator for FG retention




## FG Crossbar Cells

- ~ Perfect isolation
- Indirect Programming
- supply lines in both directions
- Signal lines in both directions



SWC4x2cell

SWC4x1BiasCell



# Analog Std Cell Summary

## Analog Cells:

Cell Type	Variations	Name	Width	Pitch = 6.5μm
Transconductance	2 TA, FG bias, no FG inputs	TA2Cell_NoFG	17.92μm	
Amplifiers (TA)	2 TA, FG bias, FG inputs ( $V_L$ large)	TA2Cell_1FG	28.09μm	
	2 TA, FG bias, FG inputs ( $V_L$ small)	TA2Cell_1FG_Strong	28.10μm	
	2 TA, signal bias, no FG inputs	TA2SignalBiasCell	8.45μm	
Capacitors	Selectable 16 unit cap	capacitorArray01	36.70μm	
	Two separate unit caps	capacitorSize04	5.78μm	
	2 unit cap	capacitorSize03	5.79μm	
	4 unit cap	capacitorSize01	10.42μm	
	8 unit cap	capacitorSize02	7.97μm	
Winner-Take-All (WTA)	4 WTA stages	WTA4Stage01	14.07um	
Ratioed Transistor	5 bit transistor module	DAC5bit01	16.58μm	
DAC Modules				
Transmission Gates	4 Single Throw T-gates	Tgate4Single01	4.76μm	
	4 Double Throw T-gates	Tgate4Double01	7.08μm	
	4 T-gate for prog select ( $V_{inj}$ )	drainSelect01	5.42μm	
Transistors (nFET + pFET)	3 nFETs + 3 pFETs ( $W/L \approx 1$ )	Trans4small	2.80 μm	
	2 nFETs + 2 pFETs ( $W/L \approx 10$ )	Trans2med	3.53μm	
	1 nFETs ( $W/L \approx 100$ )	nFETLarge	4.37μm	
	1 pFETs ( $W/L \approx 100$ )	pFETLarge	4.64μm	





## FG Cells:

Cell Type	Variations	Name	Width	V / O
Crossbar Cell (Same $C_T$ )	4x2 Cell	swc4x2cell	20.12μm	V
		swc4x2cellOverlap	17.97μ	O
	4x1 Bias	swc4x1BiasCell	10.11μm	V
	4x1 cell	cellAttempt01	10.08μm	V
FG Gate cell (Same $C_T$ )	2 x 1 FG Biases	FGBias2x1cell	11.53μm	V
	2 x 1 FG Transistors	FGtrans2x1cell	11.52μm	V
FG Characterization cell	Tun, pFET (inj), Capacitors	FGcharacterization01	29.95μm	V+O

Varactor (V) and Overlap (O) capacitors





## FG components




Many complex blocks with  
FG and non-FG components  
In the Island interface

## + Block Parts



2 non-FG TA




Output  
Output

1 FG & 1 non-FG TA





Output  
Output

Multiple  
4x2 SWC  
cells as input




4 Output






# Std. Cell Island Approach



Programmable FG Cells requires  
different routing (vertical  $V_{tun}$ ,  $V_{inj}$ ,  $V_{dd}$ )







# Transconductance Amplifiers (TA)



Pitch and Width Matched to swc4x2cell

TA2SignalBiasCell



# 130nm Standard Cell Test Structure





First Analog Standard Cell library → a start of the library

Excited to see the experimental results of this library

Already expanding to a complete set:

- SSCS: a few additional variations (Nov run): direct & indirect FG structures
  - Analog IC core elements (class development): More TA, Amplifiers, Comparitors, ADCs)
- All open source in Skywater 130nm CMOS

The hope is that analog standard cells increases the impact of every Analog IC designer, and increases the awareness of their artistry.

