Instruction Encoding



Instruction Formats

Computer Science 61C Spring 201

- I-format: used for instructions with immediates, 1w and sw (since offset counts as an immediate), and branches (beq and bne) since branches are "relative" to the PC
 - (but not the shift instructions)
- J-format: used for j and jal
- R-format: used for all other instructions
- It will soon become clear why the instructions have been partitioned in this way



R-Format Instructions

Computer Science 61C Spring 201

Friedland and Weave

Define "fields" of the following number of bits each: 6 + 5 + 5
 + 5 + 5 + 6 = 32

For simplicity, each field has a name:

opcode	rs	rt	rd	shamt	funct

- Important: On these slides and in book, each field is viewed as a 5- or 6-bit unsigned integer, not as part of a 32-bit integer
 - Consequence: 5-bit fields can represent any number 0-31, while 6-bit fields can represent any number 0-63



R-Format Example (1/2)

Computer Science 61C Spring 201

- MIPS Instruction:
 - add \$8,\$9,\$10
 - opcode = 0 (look up in table in book)
 - funct = 32 (look up in table in book)
 - rd = 8 (destination)
 - rs = 9 (first operand)
 - rt = 10 (second operand)
 - shamt = 0 (not a shift)



R-Format Example (2/2)

opcode	rs	rt	rd	shamt	funct
•					


Computer Science 61C Spring 2017

Friedland and Weave

- MIPS Instruction:
 - add \$8,\$9,\$10
 - Decimal number per field representation:

0 9	10	8	0	32
-----	----	---	---	----

Binary number per field representation:



- hex representation:
- 0x012A 4020
- Called a Machine Language Instruction

I-Format Instructions (1/2)

Computer Science 61C Spring 2017

Friedland and Weave

Define "fields" of the following number of bits each: 6 + 5 + 5 + 16 = 32 bits

	6	5	5	16
L				

Again, each field has a name:

opcode rs rt immediate

 Key Concept: Only one field (no rd, so rt is the register to write) is inconsistent with R-format.

Especially important that opcode is in the same location



I-Format Instructions (2/2)

Computer Science 61C Spring 2017

Friedland and Weav

The Immediate Field:

- addi, addiu, slti, sltiu, lw, sw the immediate is sign-extended to 32 bits. Thus, it's treated as a signed integer
 - Logical immediates (e.g. ori) don't sign extend
- 16 bits → can be used to represent immediate up to 2¹⁶ different values
- This is large enough to handle the offset in a typical lw or sw, plus a vast majority of values that will be used in the slti instruction.
 - Later, we'll see what to do when a value is too big for 16 bits



I-Format Example (1/2)

Computer Science 61C Spring 2017

- MIPS Instruction:
 - addi \$21,\$22,-50
 - opcode = 8 (look up in table in book)
 - rs = 22 (register containing operand)
 - rt = 21 (target register)
 - immediate = -50 (by default, this is decimal in assembly code)



I-Format Example (2/2)

Computer Science 61C Spring 2017

Friedland and Weaver

MIPS Instruction:

addi \$21,\$22,-50

Decimal/field representation:

8 22	21	-50
------	----	-----

Binary/field representation:

001000 10110 10101 1111111111001110

hexadecimal representation: 22D5 FFCEhex



Clicker Question: Project 1 (In Modern American Written English)

Computer Science 61C Spring 2017

- How was Project 1?
 - •
 - 😐
 - •
 - •
 - 🚵
- Project 2 part 1 is now out



Clicker Question

computer Science 61C Spring 201

Friedland and Weave

Which instruction has same representation as integer 35_{ten}?

- a) add \$0, \$0, \$0
- b) subu \$s0,\$s0,\$s0
- c) lw \$0, 0(\$0)
- d) addi \$0, \$0, 35
- e) subu \$0, \$0, \$0

opcode	rs	rt	rd	shamt	funct
opcode	rs	rt	rd	shamt	funct
opcode	rs	rt	offset		
opcode	rs	rt	immediate		
opcode	rs	rt	rd	shamt	funct

Registers numbers and names:

Opcodes and function fields:

add: opcode = 0, funct = 32

subu: opcode = 0, funct = 35

addi: opcode = 8

lw: opcode = 35



Branching Instructions

Computer Science 61C Spring 2017

Friedland and Weave

- beq and bne
 - Need to specify a target address if branch taken
 - Also specify two registers to compare
- Use I-Format:

opcode rs rt immediate

- opcode specifies **beq** (4) vs. **bne** (5)
- rs and rt specify registers
- How to best use immediate to specify addresses?



Branching Instruction Usage

Computer Science 61C Spring 2017

- Branches typically used for loops (if, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)



PC-Relative Addressing

Computer Science 61C Spring 201

- PC-Relative Addressing: Use the immediate field as a two's complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify ± 2¹⁵ instructions from the PC (which is ± 2¹⁷ addresses)



Branch Calculation

Computer Science 61C Spring 2017

- If we don't take the branch:
 - PC = PC + 4 (which is the next instruction)
- If we do take the branch:
 - PC = (PC+4) + (immediate<<2)
- Observations:
 - immediate is number of instructions to jump (remember, instructions are in words and word-aligned) either forward (+) or backwards (-)
 - Signed immediate
 - Branch from PC+4 for hardware reasons; will be clear why later in the course



Branch Example (1/2)

Computer Science 61C Spring 2017 Friedland and Weaver

> Start counting from instruction AFTER the

branch

MIPS Code:

```
Loop: beq $9,$0,End
     addu $8,$8,$10
     addiu $9,$9,-1
          Loop
```

End: more-instructions

I-Format fields:

- opcode = 4 (look up on Green Sheet)
- rs = 9 (first operand)
- rt = 0 (second operand)
- immediate = ??? 3

Berkeley EECS

Branch Example (2/2)


Computer Science 61C Spring 2017 Friedland and Weaver

MIPS Code:

```
    Loop: beq $9,$0,End
    addu $8,$8,$10
    addiu $9,$9,-1
    j Loop
```

End:

Field representation (decimal):



Field representation (binary):

```
31
000100 01001 00000 00000000000011
```



Questions on PC-addressing

omputer Science 61C Spring 201

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no
- What do we do if destination is > 2¹⁵ instructions away from branch?
 - Other instructions save us
 - beq \$s0,\$0,far
 - becomes
 - bne \$s0,\$0,next

 j far
 next: # next instr



J-Format Instructions (1/4)

computer Science 61C Spring 201

- For branches, we assumed that we won't want to branch too far, so we can specify a change in the PC
- For general jumps (j and jal), we may jump to anywhere in memory
 - Since the amount of total code can be huge
 - Ideally, we would specify a 32-bit memory address to jump to
 - Unfortunately, we can't fit both a 6-bit opcode and a 32-bit address into a single 32-bit word



J-Format Instructions (2/4)

Computer Science 61C Spring 2017 Friedland and Weaven

Define two "fields" of these bit widths:

6 **26**

As usual, each field has a name:

opcode target address

- Key Concepts:
 - Keep opcode field identical to R-Format and I-Format for consistency
 - Collapse all other fields to make room for large target address



J-Format Instructions (3/4)

Computer Science 61C Spring 2017

- We can specify 2²⁶ addresses
 - Still going to word-aligned instructions, so add 0b00 as last two bits (left-shift 2 or multiply by 4)
 - This brings us to 28 bits of a 32-bit address
- Take the 4 highest order bits from the PC
 - Cannot reach everywhere, but adequate almost all of the time, since programs aren't that long
 - Only problematic if code straddles a 256MB boundary
 - If necessary, use 2 jumps or jr (R-Format) instead



J-Format Instructions (4/4)

Computer Science 61C Spring 201

- Jump instruction:
 - New PC = { (PC+4)[31:28], target address, 00 }
- Notes:
 - { , , } means concatenation{ 4 bits , 26 bits , 2 bits } = 32 bit address
 - Book uses || instead
 - Array indexing: [31:28] means highest 4 bits
 - For hardware reasons, use PC+4 instead of PC



MAL vs. TAL

Computer Science 61C Spring 2017

- True Assembly Language (TAL)
 - The instructions a computer understands and executes
- MIPS Assembly Language (MAL)
 - Instructions the assembly programmer can use (includes *pseudo-instructions*)
 - Each MAL instruction becomes 1 or more TAL instruction
 - Pseudo-instructions may be expanded into multiple TAL instructions



Assembler Pseudo-Instructions

omputer Science 61C Spring 201

- Certain C statements are implemented unintuitively in MIPS
 - e.g. assignment (a=b) via add \$zero
- MIPS has a set of "pseudo-instructions" to make programming easier
 - More intuitive to read, but get translated into actual instructions later
- Example:
 - move dst,src
- becomes
 - add dst,src,\$0



Assembler Pseudo-Instructions

Computer Science 61C Spring 2017

- List of pseudo-instructions:
 - http://en.wikipedia.org/wiki/MIPS_architecture#Pseudo_instructions
 - List also includes instruction translation
- Load Address (la)
 - la dst,label
 - Loads address of specified label into dst
- Load Immediate (li)
 - li dst,imm
 - Loads 32-bit immediate into dst
- MARS has additional pseudo-instructions
- See Help (F1) for full list Berkeley EECS

Assembler Register

Computer Science 61C Spring 2017

Friedland and Weave

Problem:

- When breaking up a pseudo-instruction, the assembler may need to use an extra register
- If it uses a regular register, it'll overwrite whatever the program has put into it

Solution:

- Reserve a register (\$1 or \$at for "assembler temporary") that assembler will
 use to break up pseudo-instructions
- Since the assembler may use this at any time, it's not safe to code with it



Dealing With Large Immediates

Computer Science 61C Spring 201

- How do we deal with 32-bit immediates?
 - Sometimes want to use immediates > ± 2¹⁵ with addi, lw, sw and slti
 - Bitwise logic operations with 32-bit immediates
- Solution: Don't mess with instruction formats, just add a new instruction
- Load Upper Immediate (lui)
 - lui reg,imm
 - Moves 16-bit imm into upper half (bits 16-31) of reg and zeros the lower half (bits 0-15)



1ui Example

Computer Science 61C Spring 201

- Want: addiu \$t0,\$t0,0xABABCDCD
 - This is a pseudo-instruction!
- Translates into:
 - lui \$at,0xABAB # upper 16
 ori \$at,\$at,0xCDCD # lower 16, ori doesn't sign extend
 addu \$t0,\$t0 \$at # move
 Only the assembler gets to use \$at (\$1)
- Now we can handle everything with a 16-bit immediate!



Integer Multiplication (1/3)

computer Science 61C Spring 2017

Friedland and Weaver

Paper and pencil example (unsigned):

```
Multiplicand 1000 8
Multiplier x1001 9
1000
0000
0000
+1000
01001000 72
```

• m bits x n bits = m + n bit product

Berkeley EECS

Integer Multiplication (2/3)

Computer Science 61C Spring 201

- In MIPS, we multiply registers, so:
 - 32-bit value x 32-bit value = 64-bit value
- Syntax of Multiplication (signed):
 - mult register1, register2
 - Multiplies 32-bit values in those registers & puts 64-bit product in special result registers:
 - puts product upper half in hi, lower half in lo
 - hi and lo are 2 registers separate from the 32 general purpose registers
 - Use mfhi register & mflo register to move from hi, lo to another register
- Why?
 - Multiply is slow: This allows you to start a multiply and then grab the results later

Integer Multiplication (3/3)

Computer Science 61C Spring 2017 Friedland and Weave

Example:

```
in C: a = b * c;
int64_t a; int32_t b, c;
```

- Aside, these types are defined in C99, in stdint.h
- in MIPS:
 - let b be \$s2; let c be \$s3; and let a be \$s0 and \$s1 (since it may be up to 64 bits)

- Note: Often, we only care about the lower half of the product
- Pseudo-inst. mul expands to mult/mflo Berkeley EECS



Integer Division (1/2)

Computer Science 61C Spring 2017 Friedland and Weave

Paper and pencil example (unsigned):

 Dividend = Quotient x Divisor + Remainder Berkeley EECS

32

Integer Division (2/2)

Computer Science 61C Spring 2017

- Syntax of Division (signed):
 - div register1, register2
 - Divides 32-bit register1 by 32-bit register2:
 - puts remainder of division (%) in hi, quotient (/) in lo
- Example in C: a = c / d; b = c % d;
- MIPS:
 - a↔\$s0; b↔\$s1; c↔\$s2; d↔\$s3
- div \$s2,\$s3# lo=c/d, hi=c%d
 mflo \$s0 # get quotient
 mfhi \$s1 # get remainder
 Berkeley|EECS

Summary

Computer Science 61C Spring 2017 Friedland and West

 I-Format: instructions with immediates, lw/sw (offset is immediate), and beq/bne

- But not the shift instructions
- Branches use PC-relative addressing

| opcode rs rt immediate

- J-Format: j and jal (but not jr and jalr)
 - Jumps use absolute addressing

J: opcode target address

R-Format: all other instructions

