


Table of Contents	
2	Notes
3	i.MX233
4	AUDIO CONNECTIONS
5	SPI, I2C, & UART
6	DDR1
7	NAND
8	LCD
9	UI & SJTAG
10	USB & ETHERNET
11	JTAG
12	POWER SUPPLY

Block Diagram



Revisions			
Rev	Description	Date	Approved
X1	Original Release	06/04/09	Mark Midddleton
A	Release to Production	06/10/09	Mark Midddleton
A1	Change U1 Part number to i.MX233	06/29/09	Mark Midddleton
B	Changed U16 to REG104 Removed SSP1 traces to LCD. Changed default NAND. Changed R183 to 10K. Added Pull Up to Ethernet CS. Modified UART Enable circuit. Added isolation jumpers to SSP1 traces to expansion port. Added USB 5V to External 5V jumper opt. Modified OTG Host power circuitry. Changed U48 to MMA7455L and POP. Switched I2C_SDA/SCL on J38.	08/05/09	Mark Midddleton
B1	Change U1 to ITC compliant part.	08/21/09	Mark Midddleton
B2	Modified UART Enable Circuit to DNP incorrect components. Populated Video Out circuit. Changed D20 to different Diode. Changed U13 to different LVT244 buffer. Populating EEPROM U49 by default.	10/26/09	Mark Midddleton
C	Modified UART Enable circuit. Enable signal now from VDDA. Added posts to DUART IC inputs. Added posts to CPLD SJTAG outputs. Reversed poles on Debug switch (S22). Added 4PDT switch to disconnect DUART circuit from i.MX233 chip. Removed Rotary A/B traces from DUART. Added Rotary A trace to USB_ID sense. Changed R185 to 10K. Populating USB Host circuit by default. Changed Q9, Q10 to lower cost FETs. Added 5V cutout circuit to reset button. Added alternate OE option for U13 to fix SPI NOR Flash boot conflict. Changed R93 to 10K. Changed netname on JTAG reset to show they are active low. Added LCD reset to J37.79. Change U45 NAND to single CE K9LBG08U0D	12/02/09	Mark Midddleton
C1	Corrected Off Board UART Enable signal to GND (S23.6).	12/02/09	Mark Midddleton

GENERAL DESIGN NOTES

1. Unless Otherwise Specified:
All resistors are in ohms, 5%, 1/8 Watt
All capacitors are in uF, 20%, 50V
All voltages are DC
All polarized capacitors are Tantalum
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

USAGE GUIDE

TO ENTER BATTERY-POWERED MODE

Set HOLD SWITCH (S1) = OFF
Set BOOT MODE SELECT DIPSWITCH (S36) = 0100 to selects boot from NAND.
Set USB5V SWITCH (S14) = OFF
Set DEBUG SWITCH (S22) = OFF
Set BATTERY SOURCE SWITCH (S22) according to power source. If an actual battery or external power supply is used, it should be connected at J21 or J13 and the BATTERY SOURCE SWITCH should be set to BATTERY. If the internal regulators are used, an AC Adapter should be connected to the J6 power jack and the BATTERY SOURCE SWITCH should be set to REGULATOR.
Then press POWER BUTTON (S2) to power on the player.

TO ENTER USB / 5V POWERED MODE

Set HOLD SWITCH (S1) = OFF
Set BOOT MODE SELECT DIPSWITCH (S36) = 0100 to selects boot from NAND.
Set DEBUG SWITCH (S22) = OFF
Set BATTERY SOURCE SWITCH (S22) according to power source. If an actual battery or external power supply is used, it should be connected at J21 or J13 and the BATTERY SOURCE SWITCH should be set to BATTERY. If no battery power supply is available or needed in USB mode the BATTERY SOURCE SWITCH should be set to BATTERY. If the internal regulators are used, an AC Adapter should be connected to J6 and the BATTERY SOURCE SWITCH should be set to REGULATOR.
USB5V SWITCH (S14) = ON
Connect a USB cable to the J4 USB jack and the device should power on and enumerate.


TO ENTER RECOVERY MODE

METHOD 1:
With USB disconnected, set the BOOT MODE SELECT DIPSWITCH (S36) to 0000 (Boot from USB). Connect USB cable (or flip USB5V switch to ON). Once the EVK enumerates in Device Manager as Player Recovery Device, set the BOOT MODE SELECT DIPSWITCH (S36) back to 0100.
METHOD 2:
Ensure DEBUG SWITCH (S22) is set to OFF. With USB disconnected, press and hold the RECOVERY BUTTON (S25), and then connect USB cable (or flip USB5V switch to ON). Continue to hold the RECOVERY BUTTON for 5 seconds or until the Player Recovery Device appears in the Device Manager.

TO ENTER DEBUG MODE

Set HOLD SWITCH (S1) = OFF
Set BOOT MODE SELECT DIPSWITCH (S36) = 0100 to selects boot from NAND.
Set USB5V SWITCH (S14) depending on which mode you wish to debug.
Connect the Slingshot JTAG cable to the J2 JTAG Port.
Set BATTERY SOURCE SWITCH (S22) according to power source. If an actual battery or external power supply is used, it should be connected at J21 or J13 and the BATTERY SOURCE SWITCH should be set to BATTERY. If the internal regulators are used, an AC Adapter should be connected to J6 and the BATTERY SOURCE SWITCH should be set to REGULATOR.
Set DEBUG SWITCH (S22) = ON

AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC
Current Output: > 1A (depending on application)
Polarity: 
Inner Diameter: 2.1mm
Outer Diameter: 5.5mm

SWITCH OPERATION

BATTERY SOURCE SWITCH (S12)


BATTERY:
Allows the board to be powered from either the J21 header or the J13 connector. Note that J21 and J13 are wire in parallel, so power should only be applied to one of the two inputs at any time. Allowable input voltage ranges:
3.0V to 4.2V (nominal 3.7V)
REGULATOR:
Uses the onboard regulator as the power source for the DC-DC converters. The regulators are adjustable through external resistors or a potentiometer, but the default value is 4.20V

USB5V SWITCH (S14)

ON:
Connects USB5V to the VDD5V pin on the i.MX233. If a USB cable is attached, this should allow the device to power up and enumerate.
OFF:
Disconnects USB5V from the EVK. Can be used to force a USB disconnect and re-enumeration without unplugging the USB cable.


DEBUG SWITCH (S22)

ON:
Allows use of the Serial JTAG port for development or debug.
OFF:
Normal (non-debug) operation.


			
ICAP Classification: FCP: FIUO: X PUBI:			
Drawing Title: i.MX233 EVK			
Page Title: NOTES			
Size C	Document Number SCH-77066 PDF: SPF-77066		Rev C1
Date:	Monday, March 15, 2010	Sheet 2 of 12	

i.MX233 169-Pin BGA


Resistive Touchscreens Capacitors





Reset Circuit



POWER TESTPOINTS



GROUND TESTPOINTS





NOTE: The VAG capacitor ground must route to star ground at VSSA2.


Note: Route SHORTING TRACE for R577 between pads on same layer as pads.

i.MX233 BOOT MODE SELECT

BOOT MODE	03	02	01	00
USB	0	0	0	0
3.3V I2C Master	0	0	0	1
3.3V SPI Flash 1 Master	0	0	1	0
3.3V NAND	0	1	0	0
DEBUG	0	1	1	0
3.3V SD/MMC 1	1	0	0	1



The i.MX233 should use low-ESR (~300mOhms) tantalums or ceramics for both the VDD4P2 and the LI-ION BATTERY supplies to prevent a battery charger oscillation issue.




IMPORTANT CRYSTAL DESIGN NOTES

The 24 MHz crystal should be located close to the i.MX233. Consult crystal manufacturer datasheet for recommended load capacitor values (typically 10-18pF).

$Cl_{oad} = [(C_{26} \cdot C_{27}) / (C_{26} + C_{27})] + C_{stray}$
where Cstray = stray PCB capacitance, typically 4 - 6 pF

Note: For Microsoft DRM applications use a 30 ppm crystal.

Note: Route SHORTING TRACE for R571, R572, R573, and R574 between pads on same layer as pads.



i.MX233 169-BGA

SSP1_DATA0/SPI_MISO	G9	SSP1_DATA0/SPI_MISO	5,8,10
SSP1_DATA1	F9	SSP1_DATA1	5,10
SSP1_DATA2	F10	SSP1_DATA2	5,10
SSP1_DATA3/SPI_SS0	E10	SSP1_DATA3/SPI_SS0	5,8,10
SSP1_CMD/SPI_MOSI	H9	SSP1_CMD/SPI_MOSI	5,8,10
SSP1_SCK	D12	SSP1_SCK/SPI_SCK	5,8,10
SSP1_DETECT	D10	SSP1_DETECT	5,10

LCD_D00	D3	LCD_D00	8
LCD_D01	E2	LCD_D01	8
LCD_D02	F1	LCD_D02	8
LCD_D03	F3	LCD_D03	8
LCD_D04	F5	LCD_D04	8
LCD_D05	G2	LCD_D05	8
LCD_D06	G5	LCD_D06	8
LCD_D07	H2	LCD_D07	8
LCD_D08	H5	LCD_D08	5,8
LCD_D09	H1	LCD_D09	5,8
LCD_D10	G4	LCD_D10	5,8
LCD_D11	G1	LCD_D11	8
LCD_D12	F2	LCD_D12	8
LCD_D13	F4	LCD_D13	8
LCD_D14	E5	LCD_D14	8
LCD_D15	E3	LCD_D15	8
LCD_D16	E1	LCD_D16	8
LCD_D17	E1	LCD_D17	8

LCD_CS	H4	LCD_CS	8
LCD_RS/LCD_O0IRCLK	J3	LCD_RS	8
LCD_RESET	J5	LCD_RESET	8
LCD_WR	J4	LCD_WR	8
LCD_ENABLE	H5	LCD_EN	8
LCD_HSYNC	J2	LCD_HSYNC	8
LCD_VSYNC	J1	LCD_BUSY/LCD_VSYNC	8
LCD_DOTCLK	K1	LCD_DOTCLK	8

PWM0	C3	PWM0	5,9
PWM1	D2	PWM1	5,9
PWM2	D11	PWM2	5,8
PWM3	D11	PWM3	5,8
PWM4	C12	PWM4	5,8


U1 i.MX233			
I2C_SDA	5,8,9,12		
I2C_SCL	5,8,9,12		
ROTARYB	5,6,7		
ROTARYA	5,10		

EMI_CKE	6		
EMI_WEn	6		
EMI_CASn	6		
EMI_RASn	6		
EMI_BA1	6		
EMI_BA0	6		
EMI_CLK	6		
EMI_DQS1	6		
EMI_DQS0	6		
EMI_DQM1	6		
EMI_DQM0	6		
EMI_CEn	6		
EMI_CEn0	6		
EMI_A12	6		
EMI_A11	6		
EMI_A10	6		
EMI_A09	6		
EMI_A08	6		
EMI_A07	6		
EMI_A06	6		
EMI_A05	6		
EMI_A04	6		
EMI_A03	6		
EMI_A02	6		
EMI_A01	6		
EMI_A00	6		


freescale semiconductor			
ICAP Classification: FCP: FIUO: X PUBI:			
Drawing Title: i.MX233 EVK			
Page Title: i.MX233			
Size C	Document Number SCH-77066 PDF: SPF-77066	Rev C1	
Date: Monday, March 15, 2010	Sheet 3 of 12		

Headphone


Note: Route SHORTING TRACE for C32 and C33 between pads on same layer as pads.




Microphone




External Speaker












Line-In Circuit



Optional Composite Video









8-BIT NAND FLASH

NOTE: To support ONFI standard NAND Flash, populate R27,R28, C47, C49.
Depending on the NAND, it may also be necessary to populate either R29 or R25.




NAND CONFIGURATION

1 x Single-CE NAND	Default Configuration - no change
1 x Dual-CE NAND	Populate: R33, R36, R371, R372
1 x Quad-CE NAND	Populate: R33, R36, R364-R367, R371, R372, R375-R378



LCD Expansion Header Connections

Pin	Signal	Resistor	Connection
3,5	GPML_D08	0	LCD_D18
3,5	GPML_D09	0	LCD_D19
3,5	GPML_D10	0	LCD_D20
3,5	GPML_D11	0	LCD_D21
3	GPML_D12	0	LCD_D22
3	GPML_D13	0	LCD_D23
3,4	LRADC2	0	TOUCHSCREEN_X+
3,4	LRADC3	0	TOUCHSCREEN_Y+
3	LRADC4	0	TOUCHSCREEN_X-
3	LRADC5	0	TOUCHSCREEN_Y-
3,5	PWM2	0	BACKLIGHT_PWM
3	LCD_BUSY:LCD_VSYNC	0	LCD_VSYNC
3	LCD_CS	0 DNP	LCD_CS0
3	LCD_RS	0 DNP	LCD_RS0
3	LCD_WR	0 DNP	LCD_WR0
3	LCD_DOTCLK	0	DOTCLK
3,5	LCD_D08	1 16	LCDX_D08
3,5	LCD_D09	2 15	LCDX_D09
3,5	LCD_D10	3 14	LCDX_D10
3,5	LCD_D11	4 13	LCDX_D11
3	LCD_D12	5 12	LCDX_D12
3	LCD_D13	6 11	LCDX_D13
3	LCD_D14	7 10	LCDX_D14
3	LCD_D15	8 9	LCDX_D15
3	LCD_D16	0	LCDX_D16
3,5,9,12	I2C_SDA	0 DNP	LCD_I2C_SDA
3,5,9,12	I2C_SCL	0 DNP	LCD_I2C_SCL



Optional Micror Connection Header


This schematic diagram illustrates the optional Micror connection header (J10) for the i.MX287 evaluation board. The header is a 40-pin connector with the following pin assignments and connections:

- Pin 1:** 5V
- Pin 3:** GND
- Pin 5:** CLKA
- Pin 7:** D15A
- Pin 9:** D14A
- Pin 11:** D13A
- Pin 13:** D12A
- Pin 15:** D11A
- Pin 17:** D10A
- Pin 19:** D9A
- Pin 21:** D8A
- Pin 23:** D7A
- Pin 25:** D6A
- Pin 27:** D5A
- Pin 29:** D4A
- Pin 31:** D3A
- Pin 33:** D2A
- Pin 35:** D1A
- Pin 37:** D0A
- Pin 39:** G1
- Pin 40:** G2
- Pin 2:** SCL
- Pin 4:** SDA
- Pin 6:** CLKB
- Pin 8:** D15B
- Pin 10:** D14B
- Pin 12:** D13B
- Pin 14:** D12B
- Pin 16:** D11B
- Pin 18:** D10B
- Pin 20:** D9B
- Pin 22:** D8B
- Pin 24:** D7B
- Pin 26:** D6B
- Pin 28:** D5B
- Pin 30:** D4B
- Pin 32:** D3B
- Pin 34:** D2B
- Pin 36:** D1B
- Pin 38:** D0B
- Pin 41:** G3
- Pin 42:** G4
- Pin 43:** G5

Connections include:

- 5V:** Connected to GND.
- CLKA:** Connected to JTAG_RTCLK.
- D15A-D0A:** Connected to JTAG_nSRST, JTAG_TDO, JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_nRESET, LCD_D07, LCD_D06, LCD_D05, LCD_D04, LCD_D03, LCD_D02, LCD_D01, and LCD_D00 respectively.
- G1-G2:** Connected to GND.
- SCL:** Connected to SDA.
- CLKB:** Connected to CLKB.
- D15B-D0B:** Connected to LCD_D15, LCD_D14, LCD_D13, LCD_D12, LCD_D11, LCD_D10, LCD_D09, LCD_D08, LCD_D07, LCD_D06, LCD_D05, LCD_D04, LCD_D03, LCD_D02, LCD_D01, and LCD_D00 respectively.
- G3-G5:** Connected to GND.

The diagram also shows the connection of the HDR_2X19_F header to GND and the connection of the R461 and R462 resistors to the PWM4 and PWM3 pins, respectively.



Optional Micror Connection Header

This schematic diagram illustrates the optional Micror Connection Header (J10) for the i.MX287 evaluation board. It shows the connections for various components, including JTAG, LCD, and other peripherals.

Header Pin Connections:


- Pin 1:** 5V
- Pin 2:** SCL
- Pin 3:** GND
- Pin 4:** SDA
- Pin 5:** CLK_A
- Pin 6:** CLK_B
- Pin 7:** D15A
- Pin 8:** D15B
- Pin 9:** D14A
- Pin 10:** D14B
- Pin 11:** D13A
- Pin 12:** D13B
- Pin 13:** D12A
- Pin 14:** D12B
- Pin 15:** D11A
- Pin 16:** D11B
- Pin 17:** D10A
- Pin 18:** D10B
- Pin 19:** D9A
- Pin 20:** D9B
- Pin 21:** D8A
- Pin 22:** D8B
- Pin 23:** D7A
- Pin 24:** D7B
- Pin 25:** D6A
- Pin 26:** D6B
- Pin 27:** D5A
- Pin 28:** D5B
- Pin 29:** D4A
- Pin 30:** D4B
- Pin 31:** D3A
- Pin 32:** D3B
- Pin 33:** D2A
- Pin 34:** D2B
- Pin 35:** D1A
- Pin 36:** D1B
- Pin 37:** D0A
- Pin 38:** D0B
- Pin 39:** G1
- Pin 40:** G2
- Pin 41:** G3
- Pin 42:** G4
- Pin 43:** G5

Component Connections:


- JTAG:** JTAG_nSRST, JTAG_TDO, JTAG_RTCLK, JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_nRESE.
- LCD:** LCD_D07, LCD_D06, LCD_D05, LCD_D04, LCD_D03, LCD_D02, LCD_D01, LCD_D00.
- Other:** REG_3.3V, PWM4, PWM3, LCD_D15, LCD_D14, LCD_D13, LCD_D12, LCD_D11, LCD_D10, LCD_D09, LCD_D08.

Notes:


- R461: 0 DNP
- R462: 0 DNP
- HDR_2X19_F: DNP




Buttons




LAYOUT NOTE:




Indication LEDs



ACCELEROMETER



SJTAG Converter Connector & POWER / RECOVERY Buttons



PSWITCH OPERATION

STARTUP	>0.65V for 100msec	
	MIN	MAX
LOW-LEVEL	0V	0.30V
MID-LEVEL	0.65V	1.40V
HIGH-LEVEL	1.80V	2.45V



ICAP Classification: FCP: FIUO: X PUBI:


Drawing Title: i.MX233 EVK

Page Title: UI & SJTAG


Size C	Document Number SCH-77066 PDF: SPF-77066	Rev C1
--------	--	--------

Date: Monday, March 15, 2010 Sheet 9 of 12

USB Connector



ETHERNET



ICAP Classification: FCP: FIUO: X PUBI:

Drawing Title:








i.MX233 EVK

Page Title:


USB

Size C	Document Number SCH-77066 PDF: SPF-77066
-----------	---


Rev
C1




BATTERY & 5V REGULATORS



BATTERY & SOURCE SELECT SWITCH




RIB REV. D BOARD HEADER



FIDUCIALS & MOUNTING HOLES




PROTOTYPING AREA
20 X 20 THROUGH HOLES



Board Mounting Holes for 4-40 screws

HARDWARE IDENTIFICATION (4-Channels

This reduced functionality board ID circuit supports detection of one LCD port (Port 5) and one accessory port (Port 1)



ICAP Classification: ECP: FIUO: X PUBI:

Drawing Title

i.MX233 EVK

Page Title

POWER SUPPLY

Size
C

Document Number

SCH-77066 PDF: SPE-77066

Rev
C1