{"payload":{"header_redesign_enabled":false,"results":[{"id":"112861503","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"wouterdevinck/lamp-fpga","hl_trunc_description":"Verilog code for the iCE40 FPGA in project lamp.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":112861503,"name":"lamp-fpga","owner_id":1405964,"owner_login":"wouterdevinck","updated_at":"2018-01-28T14:12:49.205Z","has_issues":true}},"sponsorable":false,"topics":["leds","fpga","lamp","verilog","lattice","ice40"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awouterdevinck%252Flamp-fpga%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/wouterdevinck/lamp-fpga/star":{"post":"Rqr882aODT7NUFqGdzASNALTqe_gxSUsr5m1xfL3P37L9BI3r9k4XbTRWlJny4nAAd0AOZAwe2rl4Qko-k11Qg"},"/wouterdevinck/lamp-fpga/unstar":{"post":"mpb8yzZu40gr1DzN8F81JqVShmleu_-UmhWl5pyrXFc-yK5khjoqIhJhkUVYJZ1nlHUYCTywnRUfAXoAnDBDMQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AKvv8RvXXZ3qDnMK8IHxE4Q_aWm84bDRfiT5Q95FcyVAiAuS57ZW4YvIeLreqXFSDAc1dmMsjQyBDwhFMxFlNA"}}},"title":"Repository search results"}