

2018

# RISGV 册

一 开 令 南

DAVID PATTERSON ANDREW WATERMAN

勾凌、  
包云岗、刘志刚



| RISC-V Integer Instructions RV32I and RV64I |                               | Instruction Reference RV32I |                   | Instruction Reference RV64I |                   |
|---|-------------------------------|-----------------------------|-------------------|-----------------------------|-------------------|
| <b>B</b>                                    | <b>Base Integer</b>           |                             |                   |                             |                   |
| <b>C</b>                                    | <b>Open RISC-V</b>            |                             |                   |                             |                   |
| <b>D</b>                                    | <b>Instructions</b>           |                             |                   |                             |                   |
| <b>E</b>                                    | <b>RV32I Base</b>             |                             |                   |                             |                   |
| <b>F</b>                                    | <b>RV64I</b>                  |                             |                   |                             |                   |
| <b>G</b>                                    |                               |                             |                   |                             |                   |
| <b>H</b>                                    |                               |                             |                   |                             |                   |
| <b>I</b>                                    | <b>Shift Left</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>J</b>                                    | <b>Shift Right</b>            | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>K</b>                                    | <b>Shift Left Logical</b>     | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>L</b>                                    | <b>Shift Right Logical</b>    | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>M</b>                                    | <b>Shift Right Arithmetic</b> | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>N</b>                                    | <b>Shift Right Arithmetic</b> | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>O</b>                                    | <b>Arithmetic</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>P</b>                                    | <b>ADD Immediate</b>          | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Q</b>                                    | <b>Load Upper</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>R</b>                                    | <b>Add Upper Immediate</b>    | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>S</b>                                    | <b>Logical</b>                | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>T</b>                                    | <b>XOR Immediate</b>          | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>U</b>                                    | <b>OR Immediate</b>           | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>V</b>                                    | <b>AND Immediate</b>          | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>W</b>                                    | <b>Compare</b>                | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>X</b>                                    | <b>Set &lt; Immediate</b>     | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Y</b>                                    | <b>Set &lt; Register</b>      | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Z</b>                                    | <b>Set &lt; Imm</b>           | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>A</b>                                    | <b>Branches</b>               | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>B</b>                                    | <b>Branch &lt;</b>            | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>C</b>                                    | <b>Branch ≥</b>               | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>D</b>                                    | <b>Jump &amp; Link</b>        | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>E</b>                                    | <b>Jump &amp; Link</b>        | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>F</b>                                    | <b>Synch</b>                  | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>G</b>                                    | <b>Synch Instr</b>            | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>H</b>                                    | <b>Environment</b>            | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>I</b>                                    | <b>Control Status</b>         | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>J</b>                                    | <b>Read</b>                   | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>K</b>                                    | <b>Read &amp; Write</b>       | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>L</b>                                    | <b>Read/Write</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>M</b>                                    | <b>Read &amp; Set</b>         | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>N</b>                                    | <b>Read &amp; Clear</b>       | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>O</b>                                    | <b>Loads</b>                  | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>P</b>                                    | <b>Load</b>                   | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Q</b>                                    | <b>Load Byte</b>              | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>R</b>                                    | <b>Load Half</b>              | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>S</b>                                    | <b>Load Word</b>              | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>T</b>                                    | <b>Stores</b>                 | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>U</b>                                    | <b>Store Half</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>V</b>                                    | <b>Store Word</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>W</b>                                    | <b>Shifts</b>                 | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>X</b>                                    | <b>Shift Right Logical</b>    | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Y</b>                                    | <b>Shift Right Arithmetic</b> | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>Z</b>                                    | <b>Branches</b>               | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>A</b>                                    | <b>Jump</b>                   | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>B</b>                                    | <b>Jump &amp; Link</b>        | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>C</b>                                    | <b>System Calls</b>           | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>D</b>                                    | <b>RV32I Base</b>             | <b>RV32I</b>                | <b>RV64I</b>      | <b>RV32I</b>                | <b>RV64I</b>      |
| <b>E</b>                                    | <b>RV64I</b>                  |                             |                   |                             |                   |
| <b>F</b>                                    |                               |                             |                   |                             |                   |
| <b>G</b>                                    |                               |                             |                   |                             |                   |
| <b>H</b>                                    |                               |                             |                   |                             |                   |
| <b>I</b>                                    |                               |                             |                   |                             |                   |
| <b>J</b>                                    |                               |                             |                   |                             |                   |
| <b>K</b>                                    |                               |                             |                   |                             |                   |
| <b>L</b>                                    |                               |                             |                   |                             |                   |
| <b>M</b>                                    |                               |                             |                   |                             |                   |
| <b>N</b>                                    |                               |                             |                   |                             |                   |
| <b>O</b>                                    |                               |                             |                   |                             |                   |
| <b>P</b>                                    |                               |                             |                   |                             |                   |
| <b>Q</b>                                    |                               |                             |                   |                             |                   |
| <b>R</b>                                    | <b>bit 31</b>                 | <b>bit 27</b>               | <b>bit 25</b>     | <b>bit 24</b>               | <b>bit 31</b>     |
| <b>I</b>                                    | <b>imm[11:0]</b>              | <b>imm[20:19]</b>           | <b>imm[15:10]</b> | <b>imm[1:0]</b>             | <b>imm[31:19]</b> |
| <b>S</b>                                    | <b>imm[12:11]</b>             | <b>imm[21:20]</b>           | <b>imm[25:24]</b> | <b>imm[30:24]</b>           | <b>imm[31:21]</b> |
| <b>B</b>                                    | <b>imm[5:0]</b>               | <b>imm[31:21]</b>           | <b>imm[26:24]</b> | <b>imm[4:0]</b>             | <b>imm[31:19]</b> |
| <b>U</b>                                    | <b>imm[9:5]</b>               | <b>imm[31:21]</b>           | <b>imm[26:24]</b> | <b>imm[31:21]</b>           | <b>imm[31:19]</b> |
| <b>J</b>                                    | <b>imm[20:16]</b>             | <b>imm[31:21]</b>           | <b>imm[26:24]</b> | <b>imm[31:21]</b>           | <b>imm[31:19]</b> |

RISC-V Integer RV32I (RV32I)  
RV64I (x0=0) RV64I (RV64I) privileged access optional RV32I (RV32I) RV64I (RV64I)



---

|   |    |
|---|----|
| 参考卡 .....                                       | 1  |
| 致谢 .....  | 7  |
| 关于作者 .....                                      | 9  |
| 前言 .....  | 10 |
| 译者序 .....                                       | 12 |
| 团 .....   | 12 |
| 第一章 为什么要有 RISC-V? .....                         | 13 |
| 1.1 导 .....                                     | 13 |
| 1.2 块化与增 型 ISA.....                             | 14 |
| 1.3 ISA 101 .....                               | 15 |
| 1.4 全书 .....                                    | 19 |
| 1.5 .....                                       | 20 |
| 1.6 展 .....                                     | 21 |
| 第二章 RV32I: RISC-V 基础整数指令集 .....                 | 23 |
| 2.1 导 .....                                     | 23 |
| 2.2 RV32I 令 式.....                              | 23 |
| 2.3 RV32I寄存器 .....                              | 26 |
| 2.4 RV32I .....                                 | 27 |
| 2.5 RV32I Load 和 Store.....                     | 29 |
| 2.6 RV32I 件分 .....                              | 30 |
| 2.7 RV32I 件 .....                               | 31 |
| 2.8 RV32I .....                                 | 31 |
| 2.9 使 入 序 RV32I ARM-32 MIPS-32 和 x86-32 令 ..... | 32 |
| 2.10 .....                                      | 32 |
| 2.11 展 .....                                    | 33 |
| 第三章 RISC-V 汇编语言 .....                           | 41 |
| 3.1 导 .....                                     | 41 |
| 3.2 函           Calling convention .....        | 41 |
| 3.3 器 .....                                     | 43 |
| 3.4 器 .....                                     | 46 |
| 3.5 态 和动态 .....                                 | 49 |
| 3.6 加 器.....                                    | 49 |
| 3.7 .....                                       | 49 |

---

|  |           |
|--|-----------|
| 3.8 展  | 50        |
| <b>第四章 乘法和除法指令</b>                           | <b>51</b> |
| 4.1 导  | 51        |
| 4.2  | 53        |
| 4.3 展  | 53        |
| <b>第五章 RV32F 和 RV32D：单精度和双精度浮点数</b>          | <b>55</b> |
| 5.1 导  | 55        |
| 5.2 寄存器                                      | 55        |
| 5.3 加 存储和 令                                  | 56        |
| 5.4 和  | 60        |
| 5.5 其他 令                                     | 60        |
| 5.6 使 DAXPY 序 RV32FD ARM-32 MIPS 32 和 x86-32 | 62        |
| 5.7  | 62        |
| 5.8 展  | 62        |
| <b>第六章 原子指令</b>                              | <b>65</b> |
| 6.1 导  | 65        |
| 6.2  | 67        |
| 6.3 展  | 67        |
| <b>第七章 压缩指令</b>                              | <b>69</b> |
| 7.1 导  | 69        |
| 7.2 RV32GC Thumb-2 microMIPS 和 x86-32        | 71        |
| 7.3  | 71        |
| 7.4 展  | 71        |
| <b>第八章 向量</b>                                | <b>75</b> |
| 8.1 导  | 75        |
| 8.2 向 令                                      | 76        |
| 8.3 向 寄存器和动态 型                               | 76        |
| 8.4 向 Load 和 Store 作                         | 78        |
| 8.5 向 作 并                                    | 78        |
| 8.6 向 件                                      | 79        |
| 8.7 其他向 令                                    | 79        |
| 8.8 例子 RV32V 写 DAXPY 序                       | 80        |
| 8.9 RV32V MIPS 32 MSA SIMD 和 x86-32 AVX SIMD | 81        |

---

|                                 |                    |            |
|---------------------------------|--------------------|------------|
| 8.10                            | .....              | 83         |
| 8.11 展                          | .....              | 84         |
| <b>第九章 RV64：64位地址指令</b> .....   |                    | <b>87</b>  |
| 9.1 导                           | .....              | 87         |
| 9.2 使    入    序                 | RV64与其他64位ISA..... | 91         |
| 9.3 序大小                         | .....              | 93         |
| 9.4                             | .....              | 93         |
| 9.5 了    多                      | .....              | 94         |
| <b>第十章 RV32/64 特权架构</b> .....   |                    | <b>99</b>  |
| 10.1 导                          | .....              | 99         |
| 10.2 单嵌入式                       | 器    式.....        | 100        |
| 10.3 器    式下                    | 异常处                | 101        |
| 10.4 嵌入式                        | 中    式和            | 104        |
| 10.5 代    作                     | 式.....             | 105        |
| 10.6 基于                         | 内存.....            | 106        |
| 10.7                            | .....              | 110        |
| 10.8 展                          | .....              | 111        |
| <b>第十一章 RISC-V未来的可选扩展</b> ..... |                    | <b>113</b> |
| 准    展    位    作                | .....              | 113        |
| 准    展    嵌入式                   | .....              | 113        |
| 态    展                          | 序    Hypervisor    | 113        |
| 准    展    动    态                | .....              | 113        |
| 准    展    十    制                | .....              | 113        |
| 准    展    态    中                | .....              | 113        |
| 准    展    封    单    令    多      | Packed SIMD    令   | 114        |
| 准    展    四    度                | .....              | 114        |
| 11.9                            | .....              | 114        |
| <b>附录 A RISC-V指令列表</b> .....    |                    | <b>115</b> |

RISC-V

RISC-V

C. Gordan Bell

Digital PDP-11

VAX-11

RISC-V

RISC-V

RISC-V

Ivan Sutherland

RISC-V

Michael B. Taylor

RISC-V

RISC-V

RISC-V

John Mashey MIPS

RISC-V ISA

ISA

RISC-V

ISA

Megan Wachs

SiFive

David Patterson


David


Lucy



Andrew Waterman  
Elizabeth

John





David Patterson 40 2016  
 Google distinguished engineer Google  
 RISC-V Computer  
 Science Division Computing Research Association  
 ACM Association for Computing Machinery 20  
 80 RISC Reduced Instruction Set Computer  
 RISC RISC Five" Andrew Waterman RISC-  
 V RISC  
 RAID Redundant Arrays of Inexpensive Disks NOW Networks of  
 Workstations 7 35

ACM IEEE AAAS  
 IEEE Karstrom ACM Mulligan  
 IEEE Text and Academic Authors Association  
 Texty

50



Andrew Waterman SiFive SiFive RISC-V  
 RISC-V  
 RISC-V ISA RISC-V Andrew RISC-V Rocket  
 Chisel Linux GNU C C  
 RISC-V RVC

RISC-V 2011


(ISA)

See MIPS Run 500  
100

RISC-V

RISC-V





[www.riscvbook.com](http://www.riscvbook.com)

|             |    |       |    |            |
|-------------|----|-------|----|------------|
| 2017        | 5  | 8     | 11 | RISC-V     |
| Patterson   |    |       |    | Patterson  |
| Waterman    | 10 | A     |    | Waterman   |
| Armando Fox |    | LaTeX |    |            |
| 2017        |    | 800   |    |            |
|             |    | 2017  |    | 2017 11 28 |
| 30          |    | RISC  |    |            |
| RISC-V      |    |       |    |            |


Armando Fox                          LaTeX

Krste Asanović, Nikhil Athreya, C. Gordon Bell, Stuart Hoad, David Kanter, John Mashey, Ivan Sutherland, Ted Speers, Michael Taylor, Megan Wachs,....

David Patterson        Andrew Waterman  
2017 9 1

---

<sup>1</sup> RV32V                          A  
RV32V



# RISC-V

(Leonardo da Vinci)

RISC-V    RISC five

ISA


- 
- 
- 
- ;
- 
- 

ASIC

FPGA

AMD Am29000    Digital Alpha    Digital VAX  
Hewlett Packard PA-RISC    Intel i860    Intel i960    Motorola 88000    Zilog  
Z8000

RISC-V



The AL register is the default source and destination.

If the low 4-bits of AL register are > 9,

or the auxiliary carry flag AF = 1,

Then

Add 6 to low 4-bits of AL and discard overflow

Increment the high byte of AL

Carry flag CF = 1

Auxiliary carry flag AF = 1

Else

CF = AF = 0

Upper 4-bits of AL = 0

aaa

aas

aam

aad

Zilog

8086

8086



32

64

80186,80286 i386 i486 Pentium

Stephen P. Morse, 8086

[Morse 2017]



RISC-V              RISC-V



ISA



RISC-V

ISA



ISA



RISC-V

- 
- 
- 
- 
- 



ABC



ISA


abc

## RISC-V

1.4


RISC-V

$$\text{cost} \approx f(\text{die area}^2)$$



|                     | ISA |                  | ISA |                     |                  |                  |
|---------------------|-----|------------------|-----|---------------------|------------------|------------------|
| RISC-V ISA          |     | ARM-32 ISA       |     |                     |                  |                  |
| 16KiB               |     | RISC-V Rocket    |     |                     |                  |                  |
| 32 Cortex A5        |     |                  |     | TSMC40GPLUS         | ARM-             |                  |
| 0.53mm <sup>2</sup> |     |                  |     | 0.27mm <sup>2</sup> | ARM-32           |                  |
|                     |     | RISC-V           |     |                     | RISC-V Rocket    | 4 2 <sup>2</sup> |
|                     |     | ARM-32 Cortex A5 |     |                     |                  |                  |
|                     |     | 10%              |     | 1.2                 | 1.1 <sup>2</sup> |                  |

ISA ISA



ISA  
 ARM-32 ISA  
`ldmiaeq SP!, {R4-R7, PC}`



Load Multiple, Increment-Address, on EQual  
 EQ 5 6  
 PC

x86-32 enter x86-32

`push ebp #`  
`mov ebp, esp #`



ISA


ISA

CPI

CoreMark [Gal-On, Levy 2012] 100000 ARM-32



Cortex-A9



ARM

RISC-V

ISA

10%


RISC-V

30%

ISA

20 60

ISA



MIPS-32 ISA

MIPS-32

MIPS-32 ISA 1.2 MIPS-

MIPS-32

32

29 2.10

ARM-32 ISA

Load Multiple

Load Multiple






Moore's law



ISA

20 70 80



( ) ARM Thumb Thumb-2 ISA

)

SRAM

DRAM





ISA




```

lock
add dword ptr ds
[esi+ecx*4+0x1234
5678] oxeefcdab89
inc eax

```





| ISA    | Pages | Words     | Hours to read | Weeks to read |
|--------|-------|-----------|---------------|---------------|
| RISC-V | 236   | 76,702    | 6             | 0.2           |
| ARM-32 | 2736  | 895,032   | 79            | 1.9           |
| x86-32 | 2198  | 2,186,259 | 182           | 4.5           |



1.6 RISC-V  
 ARM-32 x86-32 8  
 5 ARM-32 x86-32 RISC-V  
 ARM-32 —,x86-32 — — RISC-V ISA



ISA  
 RV32I  
 RISC-V ISA  
 RISC-V ISA

ARM Ltd. ARM Architecture Reference Manual: ARMv7 and ARMv7-R Edition, 2014.  
 URL <http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/>

A. Baumann. Hardware is the new software. In *Proceedings of the 16th Workshop on Hot Topics in Operating Systems*, pages 132–137. ACM, 2017.

C. Celio, D. Patterson, and K. Asanovic. The Berkeley Order Machine (BOOM): an industry-competitive, synthesizable, parameterized RISCV Processor. In *Tech. Rep. UCB/EECS-2015-167, EECS Department, University of California, Berkeley*, 2015.

S. Gal-On and M. Levy. Exploring CoreMark benchmark maximizing simplicity and efficacy. In *The Embedded Microprocessor Benchmark Consortium*, 2012.

Intel Corporation. *Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2: Instruction Set Reference*. September 2016.

S. P. Morse. The Intel 8086 chip and the future of microprocessor design. *Computer*, 50(4): 8-9, 2017.

D. A. Patterson and J. L. Hennessy. *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann, 2017.

S. Rodgers and R. Uhlig. X86: Approaching 40 and still going strong, 2017.

J. L. von Neumann, A.W. Burks, and H. H. Goldstine. Preliminary discussion of the logical design of an electronic computing instrument. *Report to the U.S. Army Ordnance Department*, 1947.

A. Waterman. *Design of the RISC-V Instruction Set Architecture*. PhD thesis, EECS Department, University of California, Berkeley, Jan 2016. URL <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html>.

A. Waterman and K. Asanović editors. *The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.10*. May 2017a. URL <https://riscv.org/specifications/privileged-isa/>.

A. Waterman and K. Asanović editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017b. URL <https://riscv.org/specifications/>

<http://parlab.eecs.berkeley.edu>

# RV32I RISC-V

Frances Elizabeth  
“Fran” Allen

—Frances Elizabeth “Fran” Allen, 1981



2.1 RV32I

RV32I

{}

RV32I slt slti sltu sltiu:

set less than { immediate } { unsigned }



2.2

load I

store - S R



2.2

2.1

RV32I

J

2.3

RISC-V ISA



32

x86-32

32 ARM-  
RISC-V

x86-32

ISA

RISC-V

x 0xffffffff RISC-V

andi  
MIPS-32  
addiu

and MIPS

ARM-32

bic immediate rx

## RV32I

### *Integer Computation*

add {immmediate}

subtract

{and  
or  
exclusive or} {immmediate}

{shift left logical  
shift right arithmetic  
shift right logical} {immmediate}

load upper immmediate  
add upper immmediate to pc

set less than {immmediate} {unsigned}

### *Control transfer*

branch {equal  
not equal}

branch {greater than or equal  
less than} {unsigned}

jump and link {register}

### *Loads and Stores*

load  
store {byte  
halfword  
word}

load {byte  
halfword} unsigned

### *Miscellaneous instructions*

fence loads & stores  
fence.instruction & data


environment {break  
call}





control status register {read & clear bit  
read & set bit  
read & write} {immmediate}

and or xor andi ori xori

| 31         | 30        | 25 24   | 21         | 20  | 19     | 15 14  | 12 11    | 8      | 7      | 6      | 0 | R-type | 寄存器-寄存器操作    |
|------------|-----------|---------|------------|-----|--------|--------|----------|--------|--------|--------|---|--------|--------------|
|            | funct7    |         | rs2        |     | rs1    | funct3 |          | rd     |        | opcode |   | I-type | 短立即数和访存 load |
|            | imm[11:0] |         |            | rs1 | funct3 |        | rd       |        | opcode |        |   | S-type | 访存 store 指令  |
| imm[12]    | imm[10:5] |         | rs2        |     | rs1    | funct3 | imm[4:0] |        | opcode |        |   | B-type | 条件跳转指令       |
| imm[31:12] |           |         |            |     |        |        | rd       |        | opcode |        |   | U-type | 长立即数         |
| imm[20]    | imm[10:1] | imm[11] | imm[19:12] |     |        |        | rd       | opcode |        |        |   | J-type | 无条件跳转        |

| 31             | 25 24                 | 20 19 | 15 14 | 12 11       | 7 6     | 0       |           |
|----------------|-----------------------|-------|-------|-------------|---------|---------|-----------|
|                | imm[31:12]            |       |       | rd          | 0110111 |         | U lui     |
|                | imm[31:12]            |       |       | rd          | 0010111 |         | U auipc   |
|                | imm[20:10:1 11 19:12] |       |       | rd          | 1101111 |         | J jal     |
|                | imm[11:0]             | rs1   | 000   | rd          | 1100111 |         | I jalr    |
| imm[12:10:5]   | rs2                   | rs1   | 000   | imm[4:1 11] | 1100011 |         | B beq     |
| imm[12:10:5]   | rs2                   | rs1   | 001   | imm[4:1 11] | 1100011 |         | B bne     |
| imm[12:10:5]   | rs2                   | rs1   | 100   | imm[4:1 11] | 1100011 |         | B blt     |
| imm[12:10:5]   | rs2                   | rs1   | 101   | imm[4:1 11] | 1100011 |         | B bge     |
| imm[12:10:5]   | rs2                   | rs1   | 110   | imm[4:1 11] | 1100011 |         | B bltu    |
| imm[12:10:5]   | rs2                   | rs1   | 111   | imm[4:1 11] | 1100011 |         | B bgeu    |
| imm[11:0]      | rs1                   | 000   | rd    | 0000011     |         |         | I lb      |
| imm[11:0]      | rs1                   | 001   | rd    | 0000011     |         |         | I lh      |
| imm[11:0]      | rs1                   | 010   | rd    | 0000011     |         |         | I lw      |
| imm[11:0]      | rs1                   | 100   | rd    | 0000011     |         |         | I lbu     |
| imm[11:0]      | rs1                   | 101   | rd    | 0000011     |         |         | I lhu     |
| imm[11:5]      | rs2                   | rs1   | 000   | imm[4:0]    | 0100011 |         | S sb      |
| imm[11:5]      | rs2                   | rs1   | 001   | imm[4:0]    | 0100011 |         | S sh      |
| imm[11:5]      | rs2                   | rs1   | 010   | imm[4:0]    | 0100011 |         | S sw      |
| imm[11:0]      | rs1                   | 000   | rd    | 0010011     |         |         | I addi    |
| imm[11:0]      | rs1                   | 010   | rd    | 0010011     |         |         | I slti    |
| imm[11:0]      | rs1                   | 011   | rd    | 0010011     |         |         | I sltiu   |
| imm[11:0]      | rs1                   | 100   | rd    | 0010011     |         |         | I xor     |
| imm[11:0]      | rs1                   | 110   | rd    | 0010011     |         |         | I ori     |
| imm[11:0]      | rs1                   | 111   | rd    | 0010011     |         |         | I andi    |
| 0000000        | shamt                 | rs1   | 001   | rd          | 0010011 |         | I slli    |
| 0000000        | shamt                 | rs1   | 101   | rd          | 0010011 |         | I srli    |
| 0100000        | shamt                 | rs1   | 101   | rd          | 0010011 |         | I srai    |
| 0000000        | rs2                   | rs1   | 000   | rd          | 0110011 |         | R add     |
| 0100000        | rs2                   | rs1   | 000   | rd          | 0110011 |         | R sub     |
| 0000000        | rs2                   | rs1   | 001   | rd          | 0110011 |         | R sll     |
| 0000000        | rs2                   | rs1   | 010   | rd          | 0110011 |         | Rslt      |
| 0000000        | rs2                   | rs1   | 011   | rd          | 0110011 |         | Rsltu     |
| 0000000        | rs2                   | rs1   | 100   | rd          | 0110011 |         | R xor     |
| 0000000        | rs2                   | rs1   | 101   | rd          | 0110011 |         | R srl     |
| 0100000        | rs2                   | rs1   | 101   | rd          | 0110011 |         | R sra     |
| 0000000        | rs2                   | rs1   | 110   | rd          | 0110011 |         | R or      |
| 0000000        | rs2                   | rs1   | 111   | rd          | 0110011 |         | R and     |
| 0000           | pred                  | succ  | 00000 | 000         | 00000   | 0001111 | I fence   |
| 0000           | 0000                  | 0000  | 00000 | 001         | 00000   | 0001111 | I fence.i |
| 00000000000000 |                       | 00000 | 00    | 00000       |         | 1110011 | I ecall   |
| 00000000000000 |                       | 00000 | 000   | 00000       |         | 1110011 | I ebreak  |
| csr            |                       | rs1   | 001   | rd          | 1110011 |         | I csrrw   |
| csr            |                       | rs1   | 010   | rd          | 1110011 |         | I csrrs   |
| csr            |                       | rs1   | 011   | rd          | 1110011 |         | I csrrc   |
| csr            |                       | zimm  | 101   | rd          | 1110011 |         | I csrrwi  |
| csr            |                       | zimm  | 110   | rd          | 1110011 |         | I cssrrsi |
| csr            |                       | zimm  | 111   | rd          | 1110011 |         | I csrrci  |






| 31           | 0 |                                 |
|--------------|---|---------------------------------|
| x0 / zero    |   | Hardwired zero                  |
| x1 / ra      |   | Return address                  |
| x2 / sp      |   | Stack pointer                   |
| x3 / gp      |   | Global pointer                  |
| x4 / tp      |   | Thread pointer                  |
| x5 / t0      |   | Temporary                       |
| x6 / t1      |   | Temporary                       |
| x7 / t2      |   | Temporary                       |
| x8 / s0 / fp |   | Saved register, frame pointer   |
| x9 / s1      |   | Saved register                  |
| x10 / a0     |   | Function argument, return value |
| x11 / a1     |   | Function argument, return value |
| x12 / a2     |   | Function argument               |
| x13 / a3     |   | Function argument               |
| x14 / a4     |   | Function argument               |
| x15 / a5     |   | Function argument               |
| x16 / a6     |   | Function argument               |
| x17 / a7     |   | Function argument               |
| x18 / s2     |   | Saved register                  |
| x19 / s3     |   | Saved register                  |
| x20 / s4     |   | Saved register                  |
| x21 / s5     |   | Saved register                  |
| x22 / s6     |   | Saved register                  |
| x23 / s7     |   | Saved register                  |
| x24 / s8     |   | Saved register                  |
| x25 / s9     |   | Saved register                  |
| x26 / s10    |   | Saved register                  |
| x27 / s11    |   | Saved register                  |
| x28 / t3     |   | Temporary                       |
| x29 / t4     |   | Temporary                       |
| x30 / t5     |   | Temporary                       |
| x31 / t6     |   | Temporary                       |

32

| 31 | 0 |
|----|---|
| pc |   |


32



---

RISC-V                                    x86-32                            Apple iOS  
 Android                                    Windows for ARM

---



RISC-V                                    MIPS-32   Oracle SPARC  
    ARM-32     x86-32  
    x86-32      loop      loope      loopz      loopne  
loopnz




---

**RV32I**                                    sltu

```

add ao,a2,a4 #      32   : ao = a2 + a4
sltu a2,ao,a2 #    (a2+a4) < a2      a2' = 1,      a2' = 0
add a5,a3,a5 #      32   : a5 = a3 + a5
add a1,a2,a5 #      32

```

---





---

|            |           |   |   |        |    |
|------------|-----------|---|---|--------|----|
| PC         | auipc     | U | 0 | x86-32 | PC |
| PC         |           |   | ; |        |    |
| 1    store | 2    load | 2 |   |        |    |


---

RFc

|      | RISC-V | I / O | x86-32 | in    | ins |
|------|--------|-------|--------|-------|-----|
| insb | insw   | out   | out    | outsb |     |
|      |        |       |        | I/O   |     |
|      |        |       | rep    | movs  |     |
|      |        |       |        | coms  |     |
|      |        |       |        | scas  |     |
|      |        |       |        | lod   | 16  |
|      | x86-32 |       |        |       |     |

| RISC-V | ARM-32 | MIPS-32 | x86-32 |
|--------|--------|---------|--------|
|        |        |         | 2.5    |
| C      | 2.6    |         |        |



Lindy effect, 2017. URL [https://en.wikipedia.org/wiki/Lindy\\_effect](https://en.wikipedia.org/wiki/Lindy_effect)

T. Chen and D. A. Patterson. RISCGenealogy. Technical Report UCB/EECS-2016-6, EECS Department, University of California, Berkeley, Jan 2016. URL <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html>

W. Hohl and C. Hinds. *ARM Assembly Language: Fundamentals and Techniques*. CRC Press, 2016.

K. R. Irvine. *Assembly language for x86 processors*. Prentice Hall, 2014.

D. Patterson. How does RISGV to RISCI?, 2017.

A. Waterman and K. Asanović, editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA*, Version 2.2. May 2017. URL <https://riscv.org/specifications/>

<http://parlab.eecs.berkeley.edu>

|     | ARM-32 (1986)             | MIPS32 (1986)               | x8632 (1978)                | RV32I (2011)    |
|-----|---------------------------|-----------------------------|-----------------------------|-----------------|
|     |                           |                             | 8 16<br>(RV32M)             | 8 16<br>x0 0    |
|     | push/pop<br>/             |                             | (enter/leave)<br>(push/pop) |                 |
|     | PC                        |                             |                             | load<br>PC      |
|     | PC                        | Load<br>HI LO               | (AX,CX,DX,<br>DI,SI<br>)    | Load            |
|     | 32bit<br>(Thumb-2<br>ISA) | 32bit<br>(microMIPS<br>ISA) |                             | 32 +16<br>RV32C |
| / / | 15                        |                             | 15                          | 31<br>PC        |

```

# RV32I (19 instructions, 76 bytes, or 52 bytes with RVC)
# a1 is n, a3 points to a[0], a4 is i, a5 is j, a6 is x
  0: 00450693 addi a3,a0,4    # a3 is pointer to a[i]
  4: 00100713 addi a4,x0,1    # i = 1
Outer Loop:
  8: 00b76463 bltu a4,a1,10   # if i < n, jump to Continue Outer loop
Exit Outer Loop:
  c: 00008067 jalr x0,x1,0    # return from function
Continue Outer Loop:
  10: 00006903 lw a6,0(a2)    # a6 is a[i]
  14: 00006906_3 addi a2,a5,0  # a2 is pointer to a[j]
  18: 00007073 addi a6,a2,0    # a6 = a[j]
Inner Loop::
  1c: ffc62883 lw a7,-4(a2)  # a7 = a[j-1]
Inner Loop  20: 01185a63 bge a6,a7,34  # if a[j-1] <= a[i], jump to Exit I
  24: 01162023 sw a7,0(a2)    # a[j] = a[j-1]
  28: fff78793 addi a5,a5,-1  # j--
  2c: ffc60613 addi a2,a2,-4  # decrement a2 to point to a[j]
  30: fe0796e3 bne a5,x0,1c   # if j != 0, jump to Inner Loop
Exit Inner Loop:
  34: 00279793 slli a5,a5,0x2 # multiply a5 by 4
  38: 00f507b3 add a5,a0,a5   # a5 is now byte address of a[j]
  3c: 0107a023 sw a6,0(a5)    # a[j] = x
  40: 00170713 addi a4,a4,1   # i++
  44: 00468693 addi a3,a3,4   # increment a3 to point to a[i]
  48: fc1ff06f jal x0,8      # jump to Outer Loop

```

---

```

# ARM-32 (19 instructions, 76 bytes; or 18 insns/46 bytes with Thumb-2)
# r0 points to a[0], r1 is n, r2 is j, r3 is i, r4 is x
 0: e3a03001 mov  r3, #1          # i = 1
 4: e1530001 cmp  r3, r1          # i vs. n (unnecessary?)
 8: e1a0c000 mov  ip, r0          # ip = a[0]
 c: 212ffff1e bxs  lr             # don't let return address change ISAs
10: e92d4030 push {r4, r5, lr}    # save r4, r5, return address
Outer Loop:
14: e5bc4004 ldr  r4, [ip, #4]!  # x = a[i] ; increment ip
18: e1a02003 mov  r2, r3          # j = i
1c: e1a0e00c mov  lr, ip          # lr = a[0] (using lr as scratch reg)
Inner Loop:
20: e51e5004 ldr  r5, [lr, #-4]  # r5 = a[j-1]
24: e1550004 cmp  r5, r4          # compare a[j-1] vs. x
28: da000002 ble  38              # if a[j-1]<=a[i], jump to Exit Inner Loop
2c: e2522001 subs r2, r2, #1      # j--
30: e40e5004 str  r5, [lr], #-4   # a[j] = a[j-1]
34: 1afffff9 bne  20              # if j != 0, jump to Inner Loop
Exit Inner Loop:
38: e2833001 add  r3, r3, #1      # i++
3c: e1530001 cmp  r3, r1          # i vs. n
40: e7804102 str  r4, [r0, r2, lsl #2] # a[j] = x
44: 3afffff2 bcc  14              # if i < n, jump to Outer Loop
48: e8bd8030 pop {r4, r5, pc}    # restore r4, r5, and return address

```



```

# x86-32 (20 instructions, 45 bytes)
# eax is j, ecx is x, edx is i
# pointer to a[0] is in memory at address esp+0xc, n is in memory at esp+0x10
0: 56          push esi           # save esi on stack (esi needed below)
1: 53          push ebx           # save ebx on stack (ebx needed below)
2: ba 01 00 00 00 mov  edx,0x1   # i = 1
7: 8b 4c 24 0c  mov  ecx,[esp+0xc] # ecx is pointer to a[0]
Outer Loop:
b: 3b 54 24 10  cmp   edx,[esp+0x10] # compare i vs. n
f: 73 19        jae   2a <Exit Loop> # if i >= n, jump to Exit Outer Loop
11: 8b 1c 91    mov   ebx,[ecx+edx*4] # x = a[i]
14: 89 d0        mov   eax,edx      # j = i
Inner Loop:
16: 8b 74 81 fc  mov   esi,[ecx+eax*4-0x4] # esi = a[j-1]
1a: 39 de        cmp   esi,ebx      # compare a[j-1] vs. x
1c: 7e 06        jle   24 <Exit Loop> # if a[j-1]<=a[i],jump Exit Inner Loop
1e: 89 34 81    mov   [ecx+eax*4],esi # a[j] = a[j-1]
21: 48          dec   eax          # j--
22: 75 f2        jne   16 <Inner Loop> # if j != 0, jump to Inner Loop
Exit Inner Loop:
24: 89 1c 81    mov   [ecx+eax*4],ebx # a[j] = x
27: 42          inc   edx          # i++
28: eb e1        jmp   b <Outer Loop> # jump to Outer Loop
Exit Outer Loop:
2a: 5b          pop   ebx          # restore old value of ebx from stack
2b: 5e          pop   esi          # restore old value of esi from stack
2c: c3          ret               # return from function

```



# RISC-V

Ivan Sutherland

1938-

1962

Sketchpad


Sketchpad

Ivan Sutherland

3.1

C

RISC-V



.C, .ASM, .OBJ, .LIB .EXE

6 [Patterson and Hennessy 2017]

- 1.
2. RV32I jal
- 3.
- 4.
- 5.

6. ret

RISC-V



spilling

3.2

RISC-V

ABI

| Register | ABI Name | Description                       | Preserved across call? |
|----------|----------|-----------------------------------|------------------------|
| x0       | zero     | Hard-wired zero                   | —                      |
| x1       | ra       | Return address                    | No                     |
| x2       | sp       | Stack pointer                     | Yes                    |
| x3       | gp       | Global pointer                    | —                      |
| x4       | tp       | Thread pointer                    | —                      |
| x5       | t0       | Temporary/alternate link register | No /                   |
| x6-7     | t1-2     | Temporaries                       | No                     |
| x8       | s0/fp,   | Saved register/frame pointer      | Yes /                  |
| x9       | ps1      | Saved register                    | Yes                    |
| x10-11   | a0-1     | Function arguments/return values  | No /                   |
| x12-17   | a2-7     | Function arguments                | No                     |
| x18-27   | s2-11    | Saved registers                   | Yes                    |
| x28-31   | t3-6     | Temporaries                       | No                     |
| f0-7     | ft0-7    | FIP temporaries                   | No                     |
| f8-9     | fs0-1    | FP saved registers                | Yes                    |
| f10-11   | fa0-1    | FP arguments/return values        | / No                   |
| f12-17   | fa2-7    | FP arguments                      | No                     |
| f18-27   | fs2-11   | FP saved registers                | Yes                    |
| f28-31   | ft8-11   | FP temporaries                    | No                     |

ABI

RV32I

```
entry_label:
    addi sp,sp,-framesize      # Allocate space for stack frame           sp
                                # by adjusting stack pointer (sp register)
    sw  ra,framesize-4(sp)    # Save return address (ra register)        ra
    # save other registers to stack if needed
    ... # body of the function
```



| Pseudoinstruction            | Base Instruction(s)                      | Meaning                           |      |
|------------------------------|--|-----------------------------------|------|
| <code>nop</code>             | <code>addi x0, x0, 0</code>              | No operation                      |      |
| <code>neg rd, rs</code>      | <code>sub rd, x0, rs</code>              | Two's complement                  |      |
| <code>negw rd, rs</code>     | <code>subw rd, x0, rs</code>             | Two's complement word             |      |
| <code>snez rd, rs</code>     | <code>sltu rd, x0, rs</code>             | Set if $\neq$ zero                | 0    |
| <code>sltz rd, rs</code>     | <code>slt rd, rs, x0</code>              | Set if $<$ zero                   | 0    |
| <code>sgtz rd, rs</code>     | <code>slt rd, x0, rs</code>              | Set if $>$ zero                   | 0    |
| <code>beqz rs, offset</code> | <code>beq rs, x0, offset</code>          | Branch if $=$ zero                | 0    |
| <code>bnez rs, offset</code> | <code>bne rs, x0, offset</code>          | Branch if $\neq$ zero             | 0    |
| <code>blez rs, offset</code> | <code>bge x0, rs, offset</code>          | Branch if $\leq$ zero             | 0    |
| <code>bgez rs, offset</code> | <code>bge rs, x0, offset</code>          | Branch if $\geq$ zero             | 0    |
| <code>bltz rs, offset</code> | <code>blt rs, x0, offset</code>          | Branch if $<$ zero                | 0    |
| <code>bgtz rs, offset</code> | <code>blt x0, rs, offset</code>          | Branch if $>$ zero                | 0    |
| <code>j offset</code>        | <code>jal x0, offset</code>              | Jump                              |      |
| <code>jr rs</code>           | <code>jalr x0, rs, 0</code>              | Jump register                     |      |
| <code>ret</code>             | <code>jalr x0, x1, 0</code>              | Return from subroutine            |      |
| <code>tail offset</code>     | <code>auipc x6, offset[31:12]</code>     | Tail call far-away subroutine     |      |
| <code>rdinstret[h] rd</code> | <code>jalr x0, x6, offset[11:0]</code>   | Read instructions-retired counter |      |
| <code>rdcycle[h] rd</code>   | <code>csrrs rd, __instret[h], -x0</code> | Read cycle counter                |      |
| <code>rdtime[h] rd</code>    | <code>csrrs rd, time[h], x0</code>       | Read real-time clock              |      |
| <code>csrr rd, csr</code>    | <code>csrrs rd, csr, x0</code>           | Read CSR                          | CSR  |
| <code>csrw csr, rs</code>    | <code>csrrw x0, csr, rs</code>           | Write CSR                         | CSR  |
| <code>csrs csr, rs</code>    | <code>csrrs x0, csr, rs</code>           | Set bits in CSR                   | CSR  |
| <code>csrc csr, rs</code>    | <code>csrrc x0, csr, rs</code>           | Clear bits in CSR                 | CSR  |
| <code>csrw1 csr, imm</code>  | <code>csrrwi x0, csr, imm</code>         | Write CSR, immediate              | CSR  |
| <code>csrsi csr, imm</code>  | <code>csrrsi x0, csr, imm</code>         | Set bits in CSR, immediate        | CSR  |
| <code>csrci csr, imm</code>  | <code>csrrci x0, csr, imm</code>         | Clear bits in CSR, immediate      | CSR  |
| <code>frcsr rd</code>        | <code>csrrs rd, fcsrc, x0</code>         | Read FP control/status register   | FP / |
| <code>fscsr rs</code>        | <code>csrrw x0, fcsrc, rs</code>         | Write FP control/status register  | FP / |
| <code>frrm rd</code>         | <code>csrrs rd, frm, x0</code>           | Read FP rounding mode             | FP   |
| <code>fsrm rs</code>         | <code>csrrw x0, frm, rs</code>           | Write FP rounding mode            | FP   |
| <code>frflags rd</code>      | <code>csrrs rd, fflags, x0</code>        | Read FP exception flags           | FP   |
| <code>fsflags rs</code>      | <code>csrrw x0, fflags, rs</code>        | Write FP exception flags          | FP   |

| Pseudoinstruction         | Base Instruction(s)   | Meaning  |                         |
|---------------------------|---|--|-------------------------|
| lla rd, symbol            | auipc rd, symbol[31:12]<br>addi rd, rd, symbol[11:0]  | Load local address                                   |                         |
| la rd, symbol             | PIC: auipc rd, GOT[symbol][31:12]<br>l{w d} rd, rd, GOT[symbol][11:0] (rd)<br>Non-PIC: Same as lla rd, symbol | Load address   |                         |
| l{b h w d} rd, symbol     | auipc rd, symbol[31:12]<br>l{b h w d} rd, symbol[11:0] (rd)   | Load global  |                         |
| s{b h w d} rd, symbol, rt | auipc rt, symbol[31:12]<br>s{b h w d} rd, symbol[11:0] (rt)   | Store global   |                         |
| fll{w d} rd, symbol, rt   | auipc rt, symbol[31:12]   | Floating-point.load.global                           |                         |
| store global              | auipc rt, symbol[31:12]<br>fs{w d} rd, symbol[11:0] (rt)  | Floating point store                                 |                         |
| int                       | li rd, immediate  | Myriad sequences                                     |                         |
| nt                        | mv rd, rs   | Add  |                         |
| I                         | not rd, rs  | One's complement                                     |                         |
| l                         | sext.w rd, rs   | Sign extend word                                     |                         |
| l                         | seqz rd, rs   | Set if = zero  |                         |
| l                         | fmsa.s rd, rs   | Copy single-precision                                |                         |
| l                         | fabs.s rd, rs   | Single-precision absolute value                      |                         |
| l                         | fneg.s rd, rs   | Single-precision negate                              |                         |
| l                         | fma.d rd, rs  | Copy double-precision                                |                         |
| l                         | fabs.d rd, rs   | Double-precision absolute value                      |                         |
| l                         | fneg.d rd, rs   | Double-precision negate                              |                         |
| l                         | bgt.rs, rt, offset  | Branch if >  |                         |
| l                         | bge.rs, rt, offset  | Branch if ≥  |                         |
| l                         | blt.rs, rt, offset  | Branch if <, uns                                     |                         |
| l                         | bge.rs, rt, offset  | Branch if ≤, uns                                     |                         |
| l                         | jal_offset  | Jump and link  |                         |
| l                         | jalr rs   | Jump and link-reg                                    |                         |
| l                         | call offset   | auipc x1, offset[31:12]<br>jalr x1, x1, offset[11:0] | Call far-away sub       |
| l                         | fence   | fence iorw, iorw                                     | Fence on all memory     |
| l                         | fsCSR rd, rs  | csrrw rd, fCSR, rs                                   | Swap FP control/FP      |
| l                         | fsRM rd, rs   | csrrw rd, frm, rs                                    | Swap FP rounding mode   |
| l                         | fsFlags rd, rs  | csrrw rd, fflags, rs                                 | Swap FP exception flags |

```
#include <stdio.h>
int main()
{
    printf("Hello, %s\n", "world");
    return 0;
}
```

hello.c .

```

.text          # Directive: enter text section
.align 2      # Directive: align code to 2^2 bytes           2^2
.globl main   # Directive: declare global symbol main       main
main:
    addi sp,sp,-16      # allocate stack frame
    sw   ra,12(sp)      # save return address
    lui  a0,%hi(string1) # compute address of      string1
    addi a0,a0,%lo(string1)
    lui  a1,%hi(string2) # compute address of      string2
    addi a1,a1,%lo(string2)
    call printf          # call function printf      printf
    lw   ra,12(sp)      # restore return address
    addi sp,sp,16        # deallocate stack frame
    li   a0,0             # load return value 0
    ret                  # return
.section .rodata # Directive: enter read-only data section
.balign 4        # Directive: align data section to 4 bytes      4
string1:
    # label for first string
    .string "Hello, %s!\n" # Directive: null-terminated string
string2:
    # label for second string
    .string "world"       # Directive: null-terminated string

```

hello.s

```

00000000 <main>:
    0: ff010113  addi  sp,sp,-16
    4: 00112623  sw   ra,12(sp)
    8: 00000537  lui   a0,0x0
    c: 00050513  mv   a0,a0
   10: 000005b7  lui   a1,0x0
   14: 00058593  mv   a1,a1
   18: 00000097  auipc ra,0x0
   1c: 000080e7  jalr  ra
   20: 00c12083  lw   ra,12(sp)
   24: 01010113  addi  sp,sp,16
   28: 00000513  li   a0,0
   2c: 00008067  ret

```

hello.o

| link | link editor    | 3.1 | jump and |
|------|----------------|-----|----------|
|      | Unix           | .o  | a.out    |
| DOS  | .OBJ .LIB .EXE |     | MS-      |
| 3.10 | RISC-V         |     |          |

PIC

PIC

---

|  |                     |                    |
|--|---------------------|--------------------|
| 2  | RV32I               | PC-relative branch |
| PIC  |                     |                    |
| abc  |                     |                    |
| main   | printf              | 3.6                |
| RV32I  |                     | 32                 |
| addi   | auipc jalr          | 3.8                |
| a.out  |                     | 3.7                |
|  |                     |                    |
| 000101b0 <main>:                                   |                     |                    |
| 101b0: ff010113 addi sp,sp,-16                     |                     |                    |
| 101b4: 00112623 sw ra,12(sp)                       |                     |                    |
| 101b8: 00021537 lui a0,0x21                        |                     |                    |
| 101bc: a1050513 addi a0,a0,-1520 # 20a10 <string1> |                     |                    |
| 101c0: 000215b7 lui a1,0x21                        |                     |                    |
| 101c4: a1c58593 addi a1,a1,-1508 # 20a1c <string2> |                     |                    |
| 101c8: 288000ef jal ra,10450 <printf>              |                     |                    |
| 101cc: 00c12083 lw ra,12(sp)                       |                     |                    |
| 101d0: 01010113 addi sp,sp,16                      |                     |                    |
| 101d4: 00000513 li a0,0                            |                     |                    |
| 101d8: 00008067 ret                                |                     |                    |
| a.out  |                     |                    |
|  |                     |                    |
| RISC-V   | ABI                 | F D                |
| ilp32 ilp32f ilp32d ilp32                          | C                   | int                |
| 32   |                     | long               |
| ilp32f   |                     | pointer            |
|  |                     |                    |
| 5  | RV32I               | RV32               |
| -mabi=lib32  |                     |                    |
| RV32IFD  | ilp32 ilp32f ilp32d | GCC -march=rv32i   |
|  |                     |                    |
| ABI ISA  |                     |                    |
|  |                     |                    |

---


linker relaxation  
jump and link 20

---


|     |       |                   |                   |
|-----|-------|-------------------|-------------------|
| lui | gp    | $\pm 2\text{KiB}$ | RISC-V            |
|     | auipc | tp                | $\pm 2\text{KiB}$ |

---

| Directive          | Description   |         |           |                   |
|--------------------|---|---------|-----------|-------------------|
| .text              | Subsequent items are stored in the text section (machine code).   | bss     | 0         |                   |
| .data              | Subsequent items are stored in the data section (global variables).   | .foo    |           |                   |
| .bss               | Subsequent items are stored in the bss section (global variables initialized to 0).                             | 2n      | .align 2  |                   |
| .section .foo      | Subsequent items are stored in the section named .foo.  | n       | .balign 4 |                   |
| .align n           | Align the next datum on a $2^n$ -byte boundary. For example, .align 2 aligns the next value on a word boundary. | sym     |           |                   |
| .balign n          | Align the next datum on a $n$ -byte boundary. For example, .balign 4 aligns the next value on a word boundary.  | str     |           |                   |
| .globl sym         | Declare that label sym is global and may be referenced from other files.  | n       | 8         |                   |
| .string "str"      | Store the string str in memory and null-terminate it.   | n       | 16        |                   |
| .byte b1,..., bn   | Store the n 8-bit quantities in successive bytes of memory.   | n       | 32        |                   |
| .half w1,...,wn    | Store the n 16-bit quantities in successive memory halfwords.   | n       | 64        |                   |
| .word w1,...,wn    | Store the n 32-bit quantities in successive memory words.   | n       |           |                   |
| .dword w1,...,wn   | Store the n 64-bit quantities in successive memory doublewords.   | n       |           |                   |
| .float f1,..., fn  | Store the n single-precision floating-point numbers in successive memory words.                                 | n       |           |                   |
| .double d1,..., dn | Store the n double-precision floating-point numbers in successive memory doublewords.                           | n       |           |                   |
| .option rvc        | Compress subsequent instructions (see Chapter 7).   | 7       |           |                   |
| .option norvc      | Don't compress subsequent instructions.   |         |           | linker relaxation |
| .option relax      | Allow linker relaxations for subsequent instructions.   |         |           |                   |
| .option norelax    | Don't allow linker relaxations for subsequent instructions.   |         |           |                   |
| .option pic        | Subsequent instructions are position-independent code.  |         |           |                   |
| .option nopic      | Subsequent instructions are position-dependent code.  |         |           |                   |
| .option push       | Push the current setting of all .options to a stack, so that a subsequent .option pop will restore their value. | .option |           |                   |
| .option pop        | Pop the option stack, restoring all .options to their setting at the time of the last .option push.             |         |           | .option           |



sp



static linking

bug

bug

dynamic linking  
fast linking

stub function

3.8

a.out

abc



lui

/

RISC-V



Kelly Johnson

KISS

1960

RISC-V ISA

60

RISC-V

0

auipc

D. A. Patterson and J. L. Hennessy. *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann, 2017.

TIS Committee. Tool interface standard (TIS) executable and linking format (ELF) specification version 1.2. *TIS Committee*, 1995.

A. Waterman and K. Asanović, editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>.

<http://parlab.eecs.berkeley.edu>

William of Occam 1320

RV32M RV32I  
4.2


4.1 RV32M

|                          |                |                          |                       |
|--------------------------|----------------|--------------------------|-----------------------|
| srl                      | RV32M          | divide(div)              | divide unsigned(divu) |
| srlt                     | RV32M          | divide unsigned(divu)    | RV32M                 |
| t2,a1,4<br>divu t2,a1,a2 | remainder(rem) | remainder unsigned(remu) |                       |




**RV32M**multiply

multiply high  $\left\{ \begin{array}{l} \text{unsigned} \\ \text{signed unsigned} \end{array} \right\}$   
 $\left\{ \begin{array}{l} \text{divide} \\ \text{remainder} \end{array} \right\} \left\{ \begin{array}{l} \text{unsigned} \end{array} \right\}$

| 31      | 25 24 | 20 | 19  | 15  | 14 | 12 | 11 | 7       | 6 | 0       |  |
|---------|-------|----|-----|-----|----|----|----|---------|---|---------|--|
| 0000001 | rs2   |    | rs1 | 000 |    | rd |    | 0110011 |   | R mul   |  |
| 0000001 | rs2   |    | rs1 | 001 |    | rd |    | 0110011 |   | R mulh  |  |
| 0000001 | rs2   |    | rs1 | 010 |    | rd |    | 0110011 |   | R mulhu |  |
| 0000001 | rs2   |    | rs1 | 011 |    | rd |    | 0110011 |   | R div   |  |
| 0000001 | rs2   |    | rs1 | 100 |    | rd |    | 0110011 |   | R divu  |  |
| 0000001 | rs2   |    | rs1 | 101 |    | rd |    | 0110011 |   | R rem   |  |
| 0000001 | rs2   |    | rs1 | 110 |    | rd |    | 0110011 |   | R remu  |  |
| 0000001 | rs2   |    | rs1 | 111 |    | rd |    | 0110011 |   |         |  |



```
# Compute unsigned division of a0 by 3 using multiplication.
0: aaaab2b7    lui   t0,0xaaaab # t0 = 0aaaaaaaaab
4: aab28293    addi  t0,t0,-1365 #      = ~ 2^32 / 1.5
8: 025535b3    mulhu a1,a0,t0    # a1 = ~ (a0 / 1.5)
c: 0015d593    srl   a1,a1,0x1  # a1 = (a0 / 3)
```



---

C. Gordan Bell



RISC-V  
RV32M      RISC-V  
                  RV32M


T. Granlund and P. L. Montgomery. Division by invariant integers using multiplication. In *SIGPLAN Notices*, volume 29, pages 672. ACM, 1994.

A. Waterman and K. Asanović, editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>

<http://parlab.eecs.berkeley.edu>



## RV32F      RV32D




Antoine de Saint Exup'ery, L'Avion, 1940

|     | RV32F | RV32D |     | 32     | 64            |
|-----|-------|-------|-----|--------|---------------|
| 5.1 | RV32F | RV32D |     | 5.2    | RV32F         |
| 5.3 | RV32D |       | ISA | RISC-V | IEEE 754-2008 |
|     | [IEEE | 2008] |     |        |               |



|    |    |   |    |    |        |        |        |         |      |
|----|----|---|----|----|--------|--------|--------|---------|------|
| 32 | 64 | 8 | 64 | 32 | x86-32 | x86-32 | RV32FD | MIPS-32 | ARM- |
|----|----|---|----|----|--------|--------|--------|---------|------|

## RV32F and RV32D



| RV32F  | RV32D  | RISC-V | flw    | fld     | fsw     | RF32D  | RV32F  |        |        |
|--------|--------|--------|--------|---------|---------|--------|--------|--------|--------|
| fsd    | lw     | sw     |        |         |         |        |        |        |        |
| fadd.s | fadd.d | fsub.s | fsub.d | fmul.s  | fmul.d  | fdiv.s | fdiv.d | RV32F  | RV32D  |
|        |        |        |        | fsqrt.s | fsqrt.d |        |        | fmin.s | fmin.d |
| fmax.s | fmax.d |        |        |         |         |        |        |        |        |

RISC-V

fmsub.s fmsub.d

fmadd.s fmadd.d



fnmadd.s fnmadd.d fnmsub.s fnmsub.d

R4  
R  
RV32F RV32D

4 R4 5.2 5.3

1 0 feq.s feq.d flt.s flt.d fle.s fle.d

|                |                                  |
|----------------|----------------------------------|
| f1 < f2        | Exit                             |
|                |                                  |
| flt x5 f1 f2   | f1 < f2      x5 = 1;      x5 = 0 |
| bne x5 xo Exit | x5 = 0                      Exit |

| 31 | 27 | 26 | 25 24     | 20 19 | 15 14 | 12 11 | 7 6      | 0      |            |
|----|----|----|-----------|-------|-------|-------|----------|--------|------------|
|    |    |    | imm[11:0] |       | rs1   | 010   | rd       | 000011 | I flw      |
|    |    |    | imm[11:5] | rs2   | rs1   | 010   | imm[4:0] | 010011 | S fsw      |
|    |    |    | rs3       | 00    | rs2   | rs1   | rm       | rd     | R4         |
|    |    |    | rs3       | 00    | rs2   | rs1   | rm       | rd     | R4         |
|    |    |    | rs3       | 00    | rs2   | rs1   | rm       | rd     | R4         |
|    |    |    | rs3       | 00    | rs2   | rs1   | rm       | rd     | R4         |
|    |    |    | 0000000   |       | rs2   | rs1   | rm       | rd     | R fadd.s   |
|    |    |    | 0000100   |       | rs2   | rs1   | rm       | rd     | R fsub.s   |
|    |    |    | 0001000   |       | rs2   | rs1   | rm       | rd     | R fmul.s   |
|    |    |    | 0001100   |       | rs2   | rs1   | rm       | rd     | R fdiv.s   |
|    |    |    | 0001100   | 00000 | rs1   | rm    | rd       | 101001 | R fsqrt.s  |
|    |    |    | 0010000   |       | rs2   | rs1   | 000      | rd     | R fsgnj.s  |
|    |    |    | 0010000   |       | rs2   | rs1   | 001      | rd     | R fsgnjn.s |
|    |    |    | 0010000   |       | rs2   | rs1   | 010      | rd     | R fsgnjx.s |
|    |    |    | 0010100   |       | rs2   | rs1   | 000      | rd     | R fmin.s   |
|    |    |    | 0010100   |       | rs2   | rs1   | 001      | rd     | R fmax.s   |
|    |    |    | 1100000   | 00000 | rs1   | rm    | rd       | 101001 | R fcvt.w.s |
|    |    |    | 1100000   | 00001 | rs1   | rm    | rd       | 101001 | R          |
|    |    |    | 1110000   | 00000 | rs1   | 000   | rd       | 101001 | R fmv.x.w  |
|    |    |    | 1010000   |       | rs2   | rs1   | 010      | rd     | R feq.s    |
|    |    |    | 1010000   |       | rs2   | rs1   | 001      | rd     | R flt.s    |
|    |    |    | 1010000   |       | rs2   | rs1   | 000      | rd     | R fle.s    |
|    |    |    | 1110000   | 00000 | rs1   | 001   | rd       | 101001 | R fclass.s |
|    |    |    | 1101000   | 00000 | rs1   | rm    | rd       | 101001 | R fcvt.s.w |
|    |    |    | 1101000   | 00001 | rs1   | rm    | rd       | 101001 | R          |
|    |    |    | 1111000   | 00000 | rs1   | 000   | rd       | 101001 | R fmv.w.x  |

| 31      | 27        | 26  | 25 24 | 20 19 | 15 14 | 12 11    | 7 6    | 0 |          |
|---------|-----------|-----|-------|-------|-------|----------|--------|---|----------|
|         | imm[11:0] |     |       | rs1   | 011   | rd       | 000011 | I | fld      |
|         | imm[11:5] |     | rs2   | rs1   | 011   | imm[4:0] | 010011 | S | fsd      |
| rs3     | 01        | rs2 | rs1   | rm    | rd    |          | 100001 | R | R4       |
| rs3     | 01        | rs2 | rs1   | rm    | rd    |          | 100011 | R | R4       |
| rs3     | 01        | rs2 | rs1   | rm    | rd    |          | 100101 | R | R4       |
| rs3     | 01        | rs2 | rs1   | rm    | rd    |          | 100111 | R | R4       |
| 000000  |           | rs2 | rs1   | rm    | rd    |          | 101001 | R | fadd.d   |
| 0000101 |           | rs2 | rs1   | rm    | rd    |          | 101001 | R | fsub.d   |
| 0001001 |           | rs2 | rs1   | rm    | rd    |          | 101001 | R | fmul.d   |
| 0001101 |           | rs2 | rs1   | rm    | rd    |          | 101001 | R | fdiv.d   |
| 0001101 | 00000     | rs1 | rm    | rd    |       |          | 101001 | R | fsqrt.d  |
| 0010001 |           | rs2 | rs1   | 000   | rd    |          | 101001 | R | fsgnj.d  |
| 0010001 |           | rs2 | rs1   | 001   | rd    |          | 101001 | R | fsgnjn.d |
| 0010001 |           | rs2 | rs1   | 010   | rd    |          | 101001 | R | fsgnjx.d |
| 0010101 |           | rs2 | rs1   | 000   | rd    |          | 101001 | R | fmin.d   |
| 0010101 |           | rs2 | rs1   | 001   | rd    |          | 101001 | R | fmax.d   |
| 0100000 | 00001     | rs1 | rm    | rd    |       |          | 101001 | R | fcvt.s.d |
| 0100001 | 00000     | rs1 | rm    | rd    |       |          | 101001 | R | fcvt.d.s |
| 1010001 | Rs2       | rs1 | 010   | rd    |       |          | 101001 | R | feq.d    |
| 1010001 | rs2       | rs1 | 001   | rd    |       |          | 101001 | R | flt.d    |
| 1010001 | rs2       | rs1 | 000   | rd    |       |          | 101001 | R | fle.d    |
| 1110001 | 00000     | rs1 | 001   | rd    |       |          | 101001 | R | fclass.d |
| 1100001 | 00000     | rs1 | rm    | rd    |       |          | 101001 | R | fcvt.w.d |
| 1100001 | 00001     | rs1 | rm    | rd    |       |          | 101001 | R |          |
| 1101001 | 00000     | rs1 | rm    | rd    |       |          | 101001 | R | fmv.d.w  |
| 1101001 | 00001     | rs1 | rm    | rd    |       |          | 101001 | R |          |

fcvt.s.d    fcvt.d.s

fmv.x.w    fmv.w.x

| 63 | 32 | 31         | 0 |                                    |
|----|----|------------|---|------------------------------------|
|    |    | f0 / fto   |   | FP Temporary                       |
|    |    | f1 / ft1   |   | FP Temporary                       |
|    |    | f2 / ft2   |   | FP Temporary                       |
|    |    | f3 / ft3   |   | FP Temporary                       |
|    |    | f4 / ft4   |   | FP Temporary                       |
|    |    | f5 / ft5   |   | FP Temporary                       |
|    |    | f6 / ft6   |   | FP Temporary                       |
|    |    | f7 / ft7   |   | FP Temporary                       |
|    |    | f8 / fso   |   | FP Saved register                  |
|    |    | f9 / fs1   |   | FP Saved register                  |
|    |    | f10 / fao  |   | FP Function argument, return value |
|    |    | f11 / fa1  |   | FP Function argument, return value |
|    |    | f12 / fa2  |   | FP Function argument               |
|    |    | f13 / fa3  |   | FP Function argument               |
|    |    | f14 / fa4  |   | FP Function argument               |
|    |    | f15 / fa5  |   | FP Function argument               |
|    |    | f16 / fa6  |   | FP Function argument               |
|    |    | f17 / fa7  |   | FP Function argument               |
|    |    | f18 / fs2  |   | FP Saved register                  |
|    |    | f19 / fs3  |   | FP Saved register                  |
|    |    | f20 / fs4  |   | FP Saved register                  |
|    |    | f21 / fs5  |   | FP Saved register                  |
|    |    | f22 / fs6  |   | FP Saved register                  |
|    |    | f23 / fs7  |   | FP Saved register                  |
|    |    | f24 / fs8  |   | FP Saved register                  |
|    |    | f25 / fs9  |   | FP Saved register                  |
|    |    | f26 / fs10 |   | FP Saved register                  |
|    |    | f27 / fs11 |   | FP Saved register                  |
|    |    | f28 / ft8  |   | FP Temporary                       |
|    |    | f29 / ft9  |   | FP Temporary                       |
|    |    | f30 / ft10 |   | FP Temporary                       |
|    |    | f31 / ft11 |   | FP Temporary                       |

32

32

| 31              | 24 | 8,7                 | 5 | 4                           | 3  | 2  | 1  | 0  |
|-----------------|----|---------------------|---|-----------------------------|----|----|----|----|
| <i>Reserved</i> |    | Rounding Mode (frm) |   | Accrued Exceptions (fflags) |    |    |    |    |
|                 |    | 3                   |   | NV                          | DZ | OF | UF | NX |
|                 |    |                     |   | 1                           | 1  | 1  | 1  | 1  |
| frm             |    |                     |   |                             |    |    |    |    |

| To  |                           | From                   |                           |                        |                        |
|-----|---------------------------|------------------------|---------------------------|------------------------|------------------------|
|     |                           | 32b signed integer (w) | 32b unsigned integer (wu) | 32b floating point (s) | 64b floating point (d) |
| .d  | 32b signed integer (w)    | —                      | —                         | fcvt.w.s               | fcvt.w                 |
| 1.d | 32b unsigned integer (wu) | —                      | —                         | fcvt.wu.s              | fcvt.w                 |
| .d  | 32b floating point (s)    | fcvt.s.w               | fcvt.s.wu                 | —                      | fcvt.s                 |
|     | 64b floating point (d)    | fcvt.d.w               | fcvt.d.wu                 | fcvt.d.s               | —                      |

RV32F    RV32D              32              32              32              64  
                                     5.6  
                                     10  
 RV32F                         f              fmv.x.w              x  
                                     fmv.w.x

RV32F    RV32D  
 IEEE 754

1.              fsgnj.s    fsgnj.d              rs2
2.              fsgnjn.s    fsgnjn.d              rs2
3.              fsgnjx.s    fsgnjx.d              rs1    rs2

1.

|             |                  |
|-------------|------------------|
| fmv.s rd rs | fsgnj.s rd rs rs |
| fmv.d rd rs | sgnj.d rd rs rs  |

```
void daxpy(size_t n, double a, const double x[], double y[])
{
    for (size_t i = 0; i < n; i++) {
        y[i] = a*x[i] + y[i];
    }
}
```

| ISA          | ARM-32 | ARM Thumb-2 | MIPS-32 | microMIPS | x86-32 | RV32FD | RV32FD+RV32C |
|--------------|--------|-------------|---------|-----------|--------|--------|--------------|
| Instructions | 10     | 10          | 12      | 12        | 16     | 11     | 11           |
| Per Loop     | 6      | 6           | 7       | 7         | 6      | 7      | 7            |
| Bytes        | 40     | 28          | 48      | 32        | 50     | 44     | 28           |

2.

|              |                   |
|--------------|-------------------|
| fneg.s rd rs | fsgnjn.s rd rs rs |
| fneg.d rd rs | fsgnjn.d rd rs rs |

3. 0 0=0 1 1=0

|              |                   |
|--------------|-------------------|
| fabs.s rd rs | fsgnjx.s rd rs rs |
| fabs.d rd rs | sgnjx.d rd rs rs  |

classify fclass.s fclass.d

10

10

1

0

| $x[rd]$ |                       |
|---------|-----------------------|
| 0       | f[rsI]                |
| 1       | f[rsI]                |
| 2       | f[rsI]                |
| 3       | f[rsI] -0             |
| 4       | f[rsI] +0             |
| 5       | f[rsI]                |
| 6       | f[rsI]                |
| 7       | f[rsI] +              |
| 8       | f[rsI] (signaling)NaN |
| 9       | f[rsI] (quiet)NaN     |

DAXPY

ISA

5.7

```
# RV32FD (7 insns in loop; 11 insns/44 bytes total; 28 bytes RVC)
# a0 is n, a1 is pointer to x[0], a2 is pointer to y[0], fa0 is a
0: 02050463 bseq    r0, #0           # if n == 0, jump to Exit
4: 00351513 slli    a0, a0, 0x8     # a0 = n<8
ment) 8: 00a60533 add     a0, a2, a0      # a0 = address of x[n] (last ele
Loop:
c: 0005b787 fld      fa5, 0(a1)      # fa5 = x[]
10: 00063707 fld      fa4, 0(a2)      # fa4 = y[]
14: 00860613 addi   a2, a2, 8       # a2++ (increment pointer to y)
18: 00858593 addi   a1, a1, 8       # a1++ (increment pointer to x)
1c: 72a7f7c3 fmadd.d fa5, fa5, fa0, fa4 # fa5 = a*x[i] + y[i]
20: f0f0f0f0 f1      fa5, =0(0)        # fa5 = a*x[i] + y[i]
24: fea614e3 bne    a2, a0, c       # if i != n, jump to Loop
Exit:
28: 00008067         ret            # return
```

```
# ARM-32 (6 insns in loop; 10 insns/40 bytes total; 28 bytes Thumb-2)
# r0 is n, d0 is a, r1 is pointer to x[0], r2 is pointer to y[0]
0: e3500000 cmp      r0, #0          # compare n to 0
4: 0a000006 beq    24 <daxpy+0x24>    # if n == 0, jump to Exit
20: e3500000 cmp      r1, #0          # compare r1 to 0
r to y=18: e3a27fb02 vldmia  r1!, {d6}      # d6 = x[i], increment pointer to
10: ed927fb00 vldmc  d7, [r2]        # d7 = y[i]
14: ee067fb00 vmla.f64 d7, d6, d0      # d7 = axx[i] + y[i]
r to y=18: e3a27fb02 vstmia  r2!, {d7}      # y[i] = axx[i] + y[i], increment pt
1c: e1520000 cmp      r2, r0        # r1 vs r0
20: 1affffff bne    c: <daxpy+0xc>      # if i != n, jump to Loop
Exit:
24: e12ff1f1e bx      lr            # return
```

```

# MIPS-32 (7 insns in loop; 12 insns/48 bytes total; 32 bytes microMIPS)
# a0 is n, a1 is pointer to x[0], a2 is pointer to y[0], f12 is a
0: 10800009 beqz  a0,28 <daxpy+0x28> # if n == 0, jump to Exit
4: 000420c0 sll   a0,a0,0x3           # a0 = n*8 (filled branch delay slot)
8: 00c42021 addu  a0,a2,a0           # a0 = address of x[n] (last element)
Loop:
c: 24c60008 addiu a2,a2,8           # a2++ (increment pointer to y)
10: d4a00000_1dc1 $f0,0(a1)         #: f0:=x[i]
14: 24e50008 addiu  a1,a1,8           # a1++ (increment pointer to x)
18: d4a20000_1dc1 $f0,0(a2)         #: f0:=y[i]
1c: 4c406021 madd.d $f0,$f12,$f12,$f0 # f0 = axx[i] + y[i]
20: 14e4ffff bne   a2,a0,e <daxpy+0xc> # if i != n, jump to Loop
24: f4c0ffff sdc1  $f0,-8(a2)        #: y[i] = axx[i] + y[i] (filled delay slot)
Exit:
28: 03e00008 jr    ra              # return
2c: 00000000 nop               # (unfilled branch delay slot)

```


```

# x86-32 (6 insns in loop; 16 insns/50 bytes total)
# eax is i, n is in memory at esp+0x8, a is in memory at esp+0xc
# pointer to x[0] is in memory at esp+0x14
# pointer to y[0] is in memory at esp+0x18
0: 53          push    ebx          # save ebx
1: 8b 4c 24 08    mov     ecx,[esp+0x8]  # ecx has copy of n
5: c5 fb 10 4c 24 0c vmovsd xmm1,[esp+0xc]  # xmm1 has a copy of a
b: 8b 5c 24 14    mov     ebx,[esp+0x14]  # ebx points to x[0]
f: 8b 54 24 18    mov     edx,[esp+0x18]  # edx points to y[0]
13: 85 c9        test    ecx,ecx  # compare n to 0
15: 74 19        je     30 <daxpy+0x30> # if n==0, jump to Exit
17: 31 c0        xor    eax, eax  # i = 0 (since x^x==0)
Loop:
19: c5 fb 10 04 c3    vmovsd  xmm0,[ebx+eax*8]  # xmm0 = x[i]
1e: c4 e2 f1 a9 04 c2 vfmadd213sd xmm0,xmm1,[edx+eax*8] # xmm0 = a*x[i] + y[i]
24: c5 fb 11 04 c2    vmovsd  xmm0,xmm1,[edx+eax*8] # y[i] = a*x[i] + y[i]
28: 39 c1          cmp    ecx,eax  # compare i vs n
Loop 2e: 75 e9        jne    19 <daxpy+0x19> # if i!=n, jump to
Exit:
30: 5b          pop    ebx          # restore ebx
31: c3          ret               # return

```

test ecx ecx

xor eax,eax



Albert Einstein 1933

ISA

RV32A

<https://en.wikipedia.org/wiki/Synchronization>

<https://zh.wikipedia.org/wiki/%E5%90%8C%E6%AD%A5> RISC-V 2.1

[Patterson and Hennessy 2017]


RV32A

AMO

● / load reserved / store conditional

6.1 RV32A

## RV32A



| 31    | 25 | 24 | 20    | 19  | 15  | 14  | 12 | 11 | 7 | 6       | 0 |             |
|-------|----|----|-------|-----|-----|-----|----|----|---|---------|---|-------------|
| 00010 | aq | rl | 00000 |     | rs1 | 010 |    | rd |   | 0101111 |   | R lr.w      |
| 00011 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R sc.w      |
| 00001 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amoswap.w |
| 00000 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amoadd.w  |
| 00100 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amoxor.w  |
| 01100 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amoand.w  |
| 01000 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amoor.w   |
| 10000 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amomin.w  |
| 10100 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amomax.w  |
| 11000 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amomin.u  |
| 11100 | aq | rl |       | rs2 |     | 010 |    | rd |   | 0101111 |   | R amomax.u  |

AMO

0

RV32A

0

cache

compare-and-swap

[Herlihy 1991]

ISA

1

RV32FD

3

multiply-add



6.3

lr/sc 实 内存字 M[a0] - 交 作

```
# Compare-and-swap (CAS) memory word M[a0] using lr/sc.
# Expected old value in a1; desired new value in a2.
# Load old value          # 加 值
0: 100526af    lr.w  a3,(a0)   # Old value equals a1?      # 值与 a1 否
4: 06b69e63    bne   a3,a1,80   # Swap in new value if so  # 则存入 值
8: 18c526af    sc.w  a3,a2,(a0) # Retry if store failed # 如存入失 尝
c: fe069ae3    bnez  a3,0      ... code following successful CAS goes here ...
80:             # Unsuccessful CAS.           # - 交 功之后 代
                                         # - 交 不 功
```

```
# Critical section guarded by test-and-set spinlock using an AMO.
# Initialize lock value          # 初始化
0: 00100293    li     t0,1      # Attempt to acquire lock # 尝 取
4: 0c55232f    amoswap.w.aq t1,t0,(a0) # Retry if unsuccessful # 如失 尝
8: fe031ee3    bnez  t1,4      ... critical section goes here ...
20: 0a05202f   amoswap.w.rl x0,x0,(a0) # Release lock.       #
```

AMO

AMO

I/O

I/O



6.3

RISC-V

relaxed memory consistency model

6.2

RV32A


aq

rl aq

AMO

rl

[Adve and Gharachorloo 1996]



S. V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. *Computer*, 29(12):66–76, 1996.

M. Herlihy. Wait-free synchronization. *ACM Transactions on Programming Languages and Systems*, 1991.


D. A. Patterson and J. L. Hennessy. *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann, 2017.

A. Waterman and K. Asanović, editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>.

<http://parlab.eecs.berkeley.edu>



E. F. Schumacher, 1973



## RV32C

### *Integer Computation*

c.add {  
 immediate }  
c.add immediate \* 16 to stack pointer  
c.add immediate \* 4 to stack pointer nondestructive  
c.subtract  
c. {  
 shift left logical  
 shift right arithmetic  
 shift right logical } immediate  
c.and {  
 immediate }  
c.or  
c.move  
c.exclusive or  
c.load {  
 upper } immediate

### *Loads and Stores*

c. {  
 float } {  
 load } word {  
 store } using stack pointer  
c.float {  
 load } doubleword {  
 store } using stack pointer

### *Control transfer*

c.branch {  
 equal  
 not equal } to zero  
c.jump {  
 and link }  
c.jump {  
 and link } register

### *Other instructions*

c.environment break

| Benchmark      | ISA          | ARMv7m32 | microMIPS | XCore2 | RV32I+RV32C |
|----------------|--------------|----------|-----------|--------|-------------|
| Insertion-Sort | Instructions | 18       | 24        | 20     | 19          |
|                | Bytes        | 46       | 56        | 45     | 52          |
| DAXPY          | Instructions | 10       | 12        | 15     | 11          |
|                | Bytes        | 28       | 32        | 50     | 28          |

|       |     |        |       |          |
|-------|-----|--------|-------|----------|
| 7.3   | 7.4 | DAXPY  | RV32C | RV32C    |
| RV32C | 32  | RISC-V | 32    | A        |
| 7.3   |     |        | 4     | 32 RV32I |

|                                  |                           |                    |       |         |
|----------------------------------|---------------------------|--------------------|-------|---------|
| addi a4,x0,1 # i = 1<br>16 RV32C | c.li a4,1 #<br>RV32C load | addi a4,x0,1 i = 1 | c.li  | 2       |
| c.li 7.3 4                       |                           |                    |       |         |
| 7.3 10                           |                           |                    |       |         |
| add a2,x0,a3 # a2<br>16 RV32C    | a[j]                      | add a2,x0,a3 a2    | a[j]  |         |
| c.mv a2,a3 #<br>RV32C move 16    |                           |                    |       |         |
|                                  | RV32C                     | 16                 | 32    | 7.6 7.8 |
|                                  | RV32C                     |                    |       | 32      |
| RISC-V 8000 5%                   |                           | 400                | cache |         |
|                                  |                           | 100,000            |       |         |



|                |         |                |
|----------------|---------|----------------|
| 9 1.5 Thumb-2  | RV32C   | Load and Store |
| Multiple       |         |                |
| RV32G          | RV32C   | RV32G          |
|                | Thumb-2 | ARM-32 ISA     |
| ISA            | ISA     | ARM-32         |
| Thumb-2 RV32GC | ISA     | RISC-V         |

|             |          |          |
|-------------|----------|----------|
| macrofusion | RV32C    | RISC-V   |
|             | 16 RV32C | 32 RV32I |

|     |       |       |
|-----|-------|-------|
| 7.2 | ISA   | DAXPY |
| 19  | RV32I | 12    |
|     |       | RV32C |

|       |        |     |
|-------|--------|-----|
| 9     | 1.5    |     |
| RV32G | RV32GC | 37% |
|       | RV32C  |     |

---

|          |        |                            |
|----------|--------|----------------------------|
| RV32C    |        |                            |
| RV32     | RV32IC | Thumb-2                    |
| ARMv7    |        | Thumb-2                    |
| Zero     | ARMv7  | Reverse Subtarc with Carry |
| MIPS32   |        | microMIPS                  |
| 4 RISC-V | 2      |                            |

---

Blaise Pascal, 1656

Niklaus Wirth



RV32C    RISC-V



RISC-V

RISC-V

RV32C

A. Waterman and K. Asanović, editors *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>.

```

# RV32C (19 instructions, 52 bytes)
# a1 is n, a3 points to a[0], a4 is i, a5 is j, a6 is x
0: 00450693 addi    a3,a0,4    # a3 is pointer to a[i]
4: 4705      c.li     a4,1      # (expands to addi a4,x0,1) i = 1
Outer Loop:
6: 00b76363 bltu    a4,a1,c    # if i < n, jump to Continue Outer loop
a: 8082      c.ret    # (expands to jalr x0,ra,0) return from function
Continue Outer Loop:
c: 0006a803 lw       a6,0(a3)  # x = a[i]
10: 8636     c.mv     a2,a3    # (expands to add a2,x0,a3) a2 is pointer to a[j]
12: 87ba     c.mv     a5,a4    # (expands to add a5,x0,a4) j = i
InnerLoop:
14: ffc62883 lw       a7,-4(a2) # a7 = a[i-1]
18: 01185763 bille   a7,a6,26  # if a[j-1] <= a[i], -jump to Exit InnerLoop
1c: 01162023 sw       a7,0(a2)  # a[j] = a[i-1]
20: 17fd      c.addi   a5,-1    # (expands to addi a5,a5,-1) j--
to a[j] 22: 1671      c.addi   a2,-4    # (expands to addi a2,a2,-4) decr a2 to point
InnerLoop 24: fbe5      c.bnez   a5,14    # (expands to bne a5,x0,14) if j!=0, jump to I
Exit InnerLoop:
4      26: 078a      c.slli   a5,0x2  # (expands to slli a5,a5,0x2) multiply a5 by
of a[j] 28: 97aa      c.add    a5,a0    # (expands to add a5,a5,a0) a5 = byte address
2a: 0107a023 sw       a6,0(a5)  # a[j] = x
2e: 0705      c.addi   a4,1     # (expands to addi a4,a4,1) i++
to a[i] 30: 0691      c.addi   a3,4     # (expands to addi a3,a3,4) incr a3 to point
32: b7d1      c.j      6       # (expands to jal x0,6) jump to Outer Loop

```

c.

```

# RV32DC (11 instructions, 28 bytes)
# a0 is n, a1 is pointer to x[0], a2 is pointer to y[0], fa0 is a
0: cd09      c.beqz   a0,1a    # (expands to beq a0,x0,1a) if n==0, jump to Exit
2: 050e      c.slli   a0,a0,0x3  # (expands to slli a0,a0,0x3) a0 = n*8
4: 9532      c.add    a0,a2    # (expands to add a0,a0,a2) a0 = address of x[n]
Loop:
6: 2218      c.fld    fa4,0(a2) # (expands to fld fa4,0(a2) ) fa5 = x[]
8: 219c      c.fld    fa5,0(a1) # (expands to fld fa5,0(a1) ) fa4 = y[]
a: 0621      c.addi   a2,8     # (expands to addi a2,a2,8) a2++ (incr. ptr to y)
c: 05a1      c.addi   a1,8     # (expands to addi a1,a1,8) a1++ (incr. ptr to x)
e: 72a7f7c3 fmadd.d fa5,fa5,fa0,fa4 # fa5 = a*x[i] + y[i]
12: fef63c27 fsd    fa5,-8(a2) # y[i] = a*x[i] + y[i]
6: fea618e3 bne   a2,a0,6    # if i != n, jump to Loop
it:
a: 8082      ret    # (expands to jalr x0,ra,0) return from function

```

Ex

c.

| 15   | 14 | 13 | 12 | 11        | 10 | 9                          | 8      | 7  | 6                          | 5  | 4        | 3 | 2              | 1 | 0        |               |        |  |
|------|----|----|----|-----------|----|----------------------------|--------|----|----------------------------|----|----------|---|----------------|---|----------|---------------|--------|--|
| 000  |    |    |    | nzimm[5]  |    | 0                          |        |    | nzimm[4:0]                 |    | 01       |   |                |   |          | CI c.nop      |        |  |
| 000  |    |    |    | nzimm[5]  |    | rs1'/rd ≠ 0                |        |    | nzimm[4:0]                 |    | 01       |   |                |   |          | CI c.addi     |        |  |
| 001  |    |    |    |           |    | imm[11 4 9:8 10 6 7 3:1 5] |        |    |                            |    | 01       |   |                |   |          | CJ c.jal      |        |  |
| 010  |    |    |    | imm[5]    |    | rd ≠ 0                     |        |    | imm[4:0]                   |    | 01       |   |                |   |          | CI c.li       |        |  |
| 011  |    |    |    | nzimm[9]  |    | 2                          |        |    | nzimm[4 6 8:7 5]           |    | 01       |   |                |   |          | CI c.addi16sp |        |  |
| 011  |    |    |    | nzimm[17] |    | rd ≠ {0, 2}                |        |    | nzimm[16:12]               |    | 01       |   |                |   |          | CI c.lui      |        |  |
| 100  |    |    |    | nzuimm[5] | 00 | rs1'/rd'                   |        |    | nzuimm[4:0]                |    | 01       |   |                |   |          | CI c.srl      |        |  |
| 100  |    |    |    | nzuimm[5] | 01 | rs1'/rd'                   |        |    | nzuimm[4:0]                |    | 01       |   |                |   |          | CI c.srai     |        |  |
| add  |    |    |    |           |    |                            | imm[5] | 10 | rs1'/rd'                   |    | imm[4:0] |   | 01             |   |          | CI c.addi     |        |  |
| sub  |    |    |    |           |    |                            | 0      | 11 | rs1'/rd'                   | 00 | rs2'     |   | 01             |   |          | CR c.s        |        |  |
| xor  |    |    |    |           |    |                            | 0      | 11 | rs1'/rd'                   | 01 | rs2'     |   | 01             |   |          | CR c.x        |        |  |
| or   |    |    |    |           |    |                            | 0      | 11 | rs1'/rd'                   | 10 | rs2'     |   | 01             |   |          | CR c.o        |        |  |
| and  |    |    |    |           |    |                            | 0      | 11 | rs1'/rd'                   | 11 | rs2'     |   | 01             |   |          | CR c.a        |        |  |
|      |    |    |    |           |    |                            |        |    | imm[11 4 9:8 10 6 7 3:1 5] |    |          |   |                |   | CI c.jal |               |        |  |
| beqz |    |    |    |           |    |                            |        |    | imm[8 4:3]                 |    | rs1'     |   | imm[7:6 2:1 5] |   | 01       |               | CB c.e |  |
| beqz |    |    |    |           |    |                            |        |    | imm[8 4:3]                 |    | rs1'     |   | imm[7:6 2:1 5] |   | 01       |               | CB c.e |  |

ao-a5 so-s1 sp ra

| 15  | 14 | 13 | 12 | 11 | 10 | 9         | 8 | 7    | 6 | 5         | 4 | 3    | 2 | 1  | 0 |  |                         |  |
|-----|----|----|----|----|----|-----------|---|------|---|-----------|---|------|---|----|---|--|-------------------------|--|
| 000 |    |    |    |    |    | 0         |   |      |   | 0         |   | 00   |   |    |   |  | CIW Illegal instruction |  |
| 000 |    |    |    |    |    |           |   |      |   | rd'       |   | 00   |   |    |   |  | CIW c.addi4spn          |  |
| 001 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[7:6] |   | rd'  |   | 00 |   |  | CL c.fld                |  |
| 010 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[2 6] |   | rd'  |   | 00 |   |  | CL c.lw                 |  |
| 011 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[2 6] |   | rd'  |   | 00 |   |  | CL c.flw                |  |
| 101 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[7:6] |   | rs2' |   | 00 |   |  | CL c.fsd                |  |
| 110 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[2 6] |   | rs2' |   | 00 |   |  | CL c.sw                 |  |
| 111 |    |    |    |    |    | uimm[5:3] |   | rs1' |   | uimm[2 6] |   | rs2' |   | 00 |   |  | CL c.fsw                |  |


ao-a5 so-s1 sp ra

| 15  | 14        | 13 | 12              | 11 | 10           | 9 | 8  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |             |
|-----|-----------|----|-----------------|----|--------------|---|----|---|---|---|---|---|---|---|---|-------------|
| 000 | nzuimm[5] |    | rs1/rd $\neq$ 0 |    | nzuimm[4:0]  |   | 10 |   |   |   |   |   |   |   |   | CI c.slli   |
| 000 | 0         |    | rs1/rd $\neq$ 0 |    | 0            |   | 10 |   |   |   |   |   |   |   |   | CI c.slli64 |
| 001 | uimm[5]   |    | rd              |    | uimm[4:3]8:6 |   | 10 |   |   |   |   |   |   |   |   | CSS c.fldsp |
| 010 | uimm[5]   |    | rd $\neq$ 0     |    | uimm[4:2]7:6 |   | 10 |   |   |   |   |   |   |   |   | CSS c.lwsp  |
| 011 | uimm[5]   |    | rd              |    | uimm[4:2]7:6 |   | 10 |   |   |   |   |   |   |   |   | CSS c.flwsp |
| 100 | 0         |    | rs1 $\neq$ 0    |    | 0            |   | 10 |   |   |   |   |   |   |   |   | CJ c.jr     |
| 100 | 0         |    | rd $\neq$ 0     |    | rs2 $\neq$ 0 |   | 10 |   |   |   |   |   |   |   |   | CR c.mv     |
| 100 | 1         |    | 0               |    | 0            |   | 10 |   |   |   |   |   |   |   |   | CI c.ebreak |
| 100 | 1         |    | rs1 $\neq$ 0    |    | 0            |   | 10 |   |   |   |   |   |   |   |   | CJ c.jalr   |
| 100 | 1         |    | rs1/rd $\neq$ 0 |    | rs2 $\neq$ 0 |   | 10 |   |   |   |   |   |   |   |   | CR c.add    |
| 101 |           |    | uimm[5:3]8:6    |    | rs2          |   | 10 |   |   |   |   |   |   |   |   | CSS c.fsdsp |
| 110 |           |    | uimm[5:2]7:6    |    | rs2          |   | 10 |   |   |   |   |   |   |   |   | CSS c.swsp  |
| 111 |           |    | uimm[5:2]7:6    |    | rs2          |   | 10 |   |   |   |   |   |   |   |   | CSS c.fswsp |


| Format               | Meaning  | 15     | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7      | 6 | 5 | 4 | 3   | 2 | 1 | 0 |
|----------------------|----------|--------|----|----|----|-------------|----|---|---|--------|---|---|---|-----|---|---|---|
|                      | Register | funct4 |    |    |    | rd/rs1      |    |   |   | rs2    |   |   |   | op  |   |   |   |
| CR                   | funct3   | imm    |    |    |    | rd/rs1      |    |   |   | imm    |   |   |   | op  |   |   |   |
| Immediate            | funct3   | imm    |    |    |    | rs2         |    |   |   | op     |   |   |   | CI  |   |   |   |
| Stack-relative Store | funct3   | imm    |    |    |    | rd'         |    |   |   | op     |   |   |   | CSS |   |   |   |
| Wide Immediate       | funct3   | imm    |    |    |    | rd'         |    |   |   | op     |   |   |   | CIW |   |   |   |
| Load                 | funct3   | imm    |    |    |    | rd'         |    |   |   | op     |   |   |   | CL  |   |   |   |
| Store                | funct3   | imm    |    |    |    | rs1'        |    |   |   | rs2'   |   |   |   | op  |   |   |   |
| Branch               | funct3   | offset |    |    |    | rs1'        |    |   |   | offset |   |   |   | op  |   |   |   |
| Jump                 | funct3   |        |    |    |    | jump target |    |   |   | op     |   |   |   | CB  |   |   |   |
|                      |          |        |    |    |    |             |    |   |   |        |   |   |   | CJ  |   |   |   |

rd',rs1' rs2'

ao-a5 so-s1 sp ra



Seymour Cray



load    store

64




SIMD

SIMD ISA

SIMD

SIMD




SIMD


SIMD

ISA

RISC-V

SIMD

**RV32V**




vpi  
RV32V  
abc  
8.1                    8.9  
SIMD

1024  
512        512/8=64                    mvl        64  
mvl

|         |       |            |        |       |                |
|---------|-------|------------|--------|-------|----------------|
|         |       | vsetdcfg   |        | 8.2   | RV32V          |
|         |       | RV64V      |        | RV32V |                |
|         |       | F32        | RV32FV | F64   |                |
| RV32FDV | RV32V | 16         | F16    |       | RV32V    RV32F |
|         |       | F16    F32 |        |       |                |


| Type    | Floating Point |        | Signed Integer |        | Unsigned Integer |        |
|---------|----------------|--------|----------------|--------|------------------|--------|
| Width   | Name           | vtype  | Name           | vtype  | Name             | vtype  |
| 8 bits  | —              | —      | X8             | 10 100 | X8U              | 11 100 |
| 16 bits | F16            | 01 101 | X16            | 10 101 | X16U             | 11 101 |
| 32 bits | F32            | 01 110 | X32            | 10 110 | X32U             | 11 110 |
| 64 bits | F64            | 01 111 | X64            | 10 111 | X64U             | 11 111 |

vtype



RV32V  
SIMD

RV32V



Load      Store  
Load      vld

vl

store

vld

a0

1024

v0

X32

vld v0, 0(a0)

1024

abc

1028 1032 1036

vl

vlds      vsts  
vld      vst

vlds      vsts

vld      vst

vld      vst

vlds      vsts


ao                          1024                          a1                          64                          vlds vo,  
ao, a1

vl

vldx      vstx

abc

ao                          1024                          v1  
16 48 80 160 vldx vo, ao, v1



Load      Store

RV32G

64



SIMD

4      64  
16    16    32    8

8      32

SIMD      ISA

RV32V

ISA

abc

SIMD  
SIMD

SIMD  
RV32V



if  
8.1

1 0

|  |   |                                 |                              |
|--|---|---------------------------------|------------------------------|
| <span style="background-color: #e0e0e0; display: inline-block; width: 100px; height: 100px;"></span><br><br>Gather scatter | i 1 i<br>RV32V<br>vpxor vpxnot<br>RV32V vpo vp1 | 8<br>0<br>vpi vpand vpandn vpor | 1 RV32V<br>vpo vp1<br>vpswap |
|--|---|---------------------------------|------------------------------|

v3

|  |                   |
|--|-------------------|
| vplt.vs vpo,v3,xo # v3 < o<br>add.vv,vpo vo,v1,v2 # vo<br>vpo<br>v1 v2 | 1<br>1<br>0<br>vo |
|--|-------------------|

vsetdcfg

|       |    |     |
|-------|----|-----|
| setvl | vl | mvl |
|-------|----|-----|

mvl

setvl

RV32V

vselect

|   |   |      |
|---|---|------|
| # vindices o mvl-1<br>vselect vedst, vsrc, vindices<br>v2 8 0 4 2<br>vo 0 v1 0<br>vo 2 v1 2<br>vmerge | vsrc<br>vselect vo, v1, v2<br>v0 1 v1 4<br>vo 3 | v1 8 |
|---|---|------|

```

0           vsrc1      1           vsrc2
# vpo      i     vdest      i   vsrc1      i   o
#       vsrc2      i     1
vmerge,vpo vdest, vsrc1, vsrc2
          vpo      1 0 0 1 v1      1 2 3 4 v2
          10 20 30 40    vmerge,vpo vo, v1, v2      vo      10
2 3 40

```

```

# start           vsrc
vextract vdest, vsrc, start
          vl 64   a0      32   vextract vo,v1,ao      v1
32          vo
          vextract
          vextract

          1


```

```

# a0 is n, a1 is pointer to x[0], a2 is pointer to y[0], fa0 is a
0: li t0, 2<<25
4: vsetdcfg t0          # enable 2 64b Fl.Pt. registers
loop:
8: setvl t0, a0          # vl = t0 = min(mvl, n)
c: vld v0, a1            # load vector x
10: slli t1, t0, 3        # t1 = vl * 8 (in bytes)
14: vld v1, a2            # load vector y
18: add a1, a1, t1        # increment C pointer to x by vl*8
1c: vfmmadd v1, v0, fa0, v1 # v1 += v0 * fa0 (y = a * x + y)
20: sub a0, a0, t0        # n -= vl (t0)
24: fmv.d v1, t1          # store y
28: add a2, a2, t1        # increment C pointer to y by vl*8
2c: bneq a0, loop         # repeat if n != 0
30: ret                   # return

```

8.3            RV32V            DAXPY            55        5.7            SIMD  
RV32V DAXPY            x     y                    8                      vcfgd



F64 8.2

vo v1

RV32V 1024  
8

mvl 64

setvl mvl n  
n

vl to

64

mvl

vl

n mvl

n setvl

setvl

vl

n

x

y

to

vl

load 10

load

a1

x

c

vld

x

vl

8

vld

vl

load v1

slli

x

add

x

lc

vfmadd

x

vo

vl

a

fo

y

v1

vl

vl

y v1

20

sub

n ao

vl

y

28

add

y

ret



19

13

10

n

64

SIMD

NEON SIMD

SIMD

DAXPY

DAXPY

8.5

vl  
SIMD  
RV32V

n = 0

RV32V n = 0  
nops

SIMD 8.5

DAXPY

MIPS SIMD

MSA

MSA

128

MSA SIMD

RV32V

n

MSA

n

-

8.5 3c 4c

MSA

n

0

10

18

splati.d

a

SIMD

w2

SIMD

SIMD

1c

ld.d

y

load

SIMD

wo

y

x

load

SIMD

w1

28

x

2c

|    |                      |             |
|----|----------------------|-------------|
| 34 | y<br>SIMD store<br>n | y<br>y<br>y |
|----|----------------------|-------------|

MIPS MSA DAXPY

4

1

7

6

| ISA                            | MIPS-32 MSA | x86-32 AVX2 | RV32FDV |
|--------------------------------|-------------|-------------|---------|
| Instructions (static)          | 22          | 29          | 13      |
| Bytes (static)                 | 88          | 92          | 52      |
| Instructions per Main Loop     | 7           | 6           | 10      |
| Results per Main Loop          | 2           | 4           | 64      |
| Instructions (dynamic, n=1000) | 3511        | 1517        | 163     |

|      |                   |       |     |       |             |           |      |   |      |
|------|-------------------|-------|-----|-------|-------------|-----------|------|---|------|
| SSE  | 84                | 8.6   |     | Intel | SIMD        |           |      |   |      |
|      | 128               | SIMD  | xmm |       |             | AVX       |      |   |      |
|      | 256               | SIMD  | ymm |       |             |           |      |   |      |
|      | 0                 | 25    |     | load  | 256         | ymm       |      |   |      |
|      |                   |       |     | n     | 4           | a         |      |   |      |
|      |                   |       |     |       |             | SSE       |      |   |      |
| AVX  |                   | 8.6   |     |       |             |           |      |   |      |
|      |                   | DAXPY |     | 27    | AVX         | vmovapd   | x    | 4 |      |
| load | ymmo              |       | 2c  | AVX   | vfmadd213pd | a         | ymm2 | x | ymmo |
|      | 4                 |       |     |       |             | ecx+edx*8 |      | 4 |      |
|      | ymmo              |       | 32  | AVX   | vmovapd     | 4         |      | y |      |
|      |                   |       |     |       |             |           |      |   |      |
|      | MIPS MSA          |       | 3e  | 57    |             | n         | 4    |   |      |
|      |                   | SSE   |     |       |             |           |      |   |      |
|      | x86-32 AVX2 DAXPY |       |     | 6     |             | 12        |      | 8 |      |
|      |                   |       |     | 2     |             | 1         |      |   |      |

---

|           |        |     |           |            |      |
|-----------|--------|-----|-----------|------------|------|
| Illiac IV | SIMD   |     | Illiac IV | 1000MFLOPS |      |
| 64        | 64     | FPU |           |            | 100  |
|           |        |     | 10        |            |      |
|           |        |     |           | 15MFLOPS   |      |
|           |        |     | 1966      |            |      |
|           |        |     |           | 800        |      |
| 3100      |        |     |           |            | 1972 |
| 1976      | Cray-1 |     | 64        |            | 1965 |

[Falk 1976]

---

Jim Smith 1994

|                |             |          |             |                |        |                |
|----------------|-------------|----------|-------------|----------------|--------|----------------|
|                | 8.4         | RV32IFDV | MIPS-32 MSA | x86-32 AVX2    | DAXPY  |                |
|                |             | SIMD     |             |                |        | MIPS-32        |
| MSA            | x86-32 AVX2 |          |             | SIMD           |        |                |
|                | SIMD        |          | n           | SIMD           |        |                |
|                | 8.3         | RV32V    |             |                |        |                |
| SIMD           | RV32V       |          |             | n              |        |                |
|                | n 0         | RV32V    |             |                |        | RV32V          |
| vl=0           |             |          |             |                |        |                |
|                | SIMD        |          |             |                |        | SIMD           |
|                | RV32V 10 20 |          | SIMD        |                |        | 2 4            |
| RV32V 64       |             |          |             |                |        |                |
|                | 8.4         |          | 29          | 5.8            | DAXPY  |                |
| SIMD           |             |          |             |                |        |                |
| 2 4            |             | SIMD     |             |                |        | RV32V          |
|                | 1.2         |          | 1.4         |                |        | 1/43           |
|                |             |          |             |                |        | SIMD           |
|                |             |          |             |                |        | MIPS-32 x86-32 |
|                | ISA         |          | SIMD        |                |        |                |
| SIMD           |             |          |             |                |        | SIMD ISA       |
| MIPS-32 x86-32 |             |          |             |                |        |                |
| ISA            |             |          |             |                |        | vfmadd213pd    |
|                | RV32V       |          |             |                |        |                |
|                | RV32V       |          |             |                |        | mv1            |
| abc            |             |          |             | 1024           | 4096   |                |
|                | 256 8.3     |          |             |                |        |                |
|                | SIMD ISA    |          |             |                |        |                |
| RV32V ISA      |             |          |             |                |        |                |
|                |             |          |             |                |        |                |
|                | SIMD        |          | ISA         |                | ISA    |                |
|                | RV32V       |          |             | ARM-32 MIPS-32 | x86-32 | SIMD           |
|                | - -         |          |             |                |        | RISC-V         |

H. Falk. What went wrong V: Reaching for a gigaflop: The fate of the famed Illiac IV was shaped by both research brilliance and real world disasters *IEEE spectrum*, 13(10):65-70, 1976.

J. L. Hennessy and D. A. Patterson *Computer architecture: a quantitative approach*. Elsevier, 2011.

A. Waterman and K. Asanović, editors *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>

<http://parlab.eecs.berkeley.edu>

---

```

# a0 is n, a2 is pointer to x[0], a3 is pointer to y[0], $w13 is a
00000000 <daxpy>:
 0: 2405ffff li      a1,-2
 4: 00852824 and    a1,a0,a1      # a1 = floor(n/2)*2 (mask bit 0)
 8: 000540c0 sll    t0,a1,0x3      # t0 = byte address of a1
 c: 00e81821 addu   v1,a3,t0      # v1 = &y[a1]
10: 10e30009 beq    a3,v1,38      # if y==&y[a1] goto Fringe (t0==0 so n is 0 | 1)
14: 00c01025 move   v0,a2      # (delay slot) v0 = &x[0]
18: 78786899 splati.d $w2,$w13[0]      # w2 = fill SIMD register with copies of a

Loop:
 1c: 78003823 ld.d   $w0,0(a3)      # w0 = 2 elements of y
20: 24e70010 addiu  a3,a3,16      # increment C pointer to y by 2 Fl.Pt. numbers
24: 78001063 ld.d   $w1,0(v0)      # w1 = 2 elements of x
28: 24420010 addiu  v0,v0,16      # increment C pointer to x by 2 Fl.Pt. numbers
2c: 7922081b fmadd.d $w0,$w1,$w2      # w0 = w0 + w1 * w2
30: 1467ffff bne    v1,a3,1c      # if (end of y != ptr to y) go to Loop
34: 7bfe3827 st.d   $w0,-16(a3)      # (delay slot) store 2 elts of y

Fringe:
38: 10a40005 beq    a1,a0,50      # if (n is even) goto Done
3c: 00c83021 addu   a2,a2,t0      # (delay slot) a2 = &x[n-1]
40: d4610000 ldc1   $f1,0(v1)      # f1 = y[n-1]
44: d4c00000 ldc1   $f0,0(a2)      # f0 = x[n-1]
48: 4c206b61 madd.d $f13,$f1,$f13,$f0      # f13 = f1 + f0 * f13 (muladd if n is odd)
4c: f46d0000 sdc1   $f13,0(v1)      # y[n-1] = f13 (store odd result)

Done:
50: 03e00008 jr     ra      # return
54: 00000000 nop      # (delay slot)

```

vl setvl

```


daxpy<eax>:                                ; [O1, L1, S1]
push  esi                                     0:: 56
push  ebx                                     1:: 53
mov   esi,[esp+0xc]  # esi = n              2:: 8b 74 24 0c
mov   ebx,[esp+0x18]  # ebx = x              6:: 8b 5c 24 18
vmovsd xmm1,[esp+0x10] # xmm1 = a           ax: c5 fb 10 4c 24 10
mov   ecx,[esp+0x1c]  # ecx = y              10:: 8b 4c 24 1c
mov   eax,[ecx+eax*4]  # eax = floor(n/4)*4 14:: 8b 4c 24 1c
and   eax,0xffffffffc. # eax = floor(n/4)*4.. 1a:: 83 e0 fc
d2: 01  vinsertf128 ymm2,ymm2,xmm2,0x1 # ymm2 = {a,a,a,a} 1d:: c4 e3 6d 18
    je   3e:          # if n < 4 goto Fringe 23:: 74 19
    xor  edx,edx      # edx = 0             25:: 31 d2
Loop:                                         ; [O1, L1, S1]
d3      vmovapd ymm0,[ebx+edx*8] # load 4 elements of x 27:: c5 fd 28 04
04 d1  vfmadd213pd ymm0,ymm2,[ecx+edx*8] # 4 mul adds 2c:: c4 e2 ed a8
d1..   vmovapd [ecx+edx*8],ymm0 # store into 4 elements of y 32:: c5 fd 29 04
    add  edx,0x4        # increment edx        37:: 83 c2 04
    cmp  edx,eax       # compare to n         3a:: 39 c2
    jne  27:            # repeat if n < 4     7: scwZ9x?es...
Fringe:                                       ; [O1, L1, S1]
    cmp  esi,eax       # any fringe elements? 3e:: 39 c6
    jbo  39:            # if (n mod 4) == 0 goto Done 40:: 76 17
FringeLoop:                                    ; [O1, L1, S1]
4 c3    vmovsd xmm0,[ebx+eax*8] # load element of x 42: c5 fb 10 0
9 04 c1  vfmadd213sd xmm0,xmm1,[ecx+eax*8] # 1 mul add 47: c4 e2 f1 a
4 c1..  vmovsd [ecx+eax*8],xmm0 # store into element of y 4d: c5 fb 11 0
    add  eax,0x1        # increment Fringe count 52: 83 c0 01
    cmp  esi,eax       # compare Loop and Fringe counts 55: 39 c6
    jne  42 <daxpy+0x42> # repeat FringeLoop if != 0 57: 75 e9
Done:                                         ; [O1, L1, S1]
    pop  ebx           # function epilogue 59:: 5b
    pop  esi           6a:: 5e
    ret.                6b:: c9

```

|             |             |        |
|-------------|-------------|--------|
| vmovsd      | xmm1        |        |
| vmovddup    | xmm1        |        |
| vinsertf128 | xmm1        | ymm2   |
| vmovsd      | vfmadd213sd | vmovsd |

vl setvl

# RV64 64



C. Gordon Bell, 1976

|              |       |        |        |       |       |                 |       |        |
|--------------|-------|--------|--------|-------|-------|-----------------|-------|--------|
|              | 9.1   | 9.4    | RV32G  | 64    | RV64G |                 |       |        |
| 64           | ISA   | ISA    |        |       | 32    |                 |       | (word) |
| (doubleword) |       |        | (long) |       |       | PC              |       | 64     |
| RV64I        | sub   |        |        | 64    | RV32I | 32              | RV64  | RV32   |
|              |       | ;      |        |       |       |                 | RV32  |        |
| 9.8          | RV64I |        |        |       | 2     | 27              | 2.8   | RV32I  |
|              |       |        | 4 4    |       |       | 8 8             |       | 9.5    |
| 9.4          |       | RV64GC |        |       |       |                 |       | 9.1    |
|              | RV64I | 64     |        |       | 64    | 32              |       |        |
|              | RV64I |        |        | RV32I |       |                 |       |        |
| 64           |       | RV64I  |        |       |       | addw addiw subw |       |        |
|              |       | 32     |        |       |       | RV64I           |       |        |
| sllw         | slliw | srlw   | srliw  | sraw  | sraiw |                 |       | 64     |
|              |       |        |        | RV64  |       | 32              |       |        |
| 64           |       |        |        |       |       |                 | ld sd |        |
| RV32I        |       |        |        |       | RV64I |                 |       |        |
| lwu          |       |        |        |       |       |                 |       |        |
|              |       | RV64   |        |       |       | mulw divw divuw |       |        |
| remw         | remuw |        |        |       | RV64A |                 | 11    |        |

## RV64I

### *Integer Computation*

add {immediate} {word}  
subtract {word}  
{and  
or  
exclusive or} {immediate}  
{shift left logical  
shift right arithmetic  
shift right logical} {immediate} {word}  
load upper immediate  
add upper immediate to pc  
set less than {immediate} {unsigned}  
**Control transfer**  
branch {equal  
not equal}  
branch {greater than or equal  
less than} {unsigned}  
jump and link {register}

### *Loads and Stores*

{load  
store} {byte  
halfword  
word  
doubleword}  
load {byte  
halfword  
word} {unsigned}

### *Miscellaneous instructions*

fence loads & stores  
fence.instruction & data  
environment {break  
call}  
control status register {read & clear bit  
read & get bit  
read & write} {immediate}

|

## RV64M

multiply {word}  
multiply high {unsigned  
signed unsigned}  
divide {unsigned} {word}  
remainder

## RV64A

atomic memory operation {add  
and  
or  
swap  
xor  
maximum  
maximum unsigned  
minimum  
minimum unsigned} {.word  
.doubleword}  
{load reserved  
store conditional} {.word  
.doubleword}

## RV64F and RV64D

| Floating-Point Computation                                       |                     | Load and Store                               |
|--|---------------------|--|
| <u>add</u>   |                     | <u>float</u> { <u>load</u> } { <u>word</u> } |
| <u>subtract</u>  |                     | { <u>store</u> } { <u>doubleword</u> }       |
| <u>multiply</u>  | { <u>.single</u> }  |  |
| <u>divide</u>  | { <u>.double</u> }  |  |
| <u>square root</u>   | { <u>.single</u> }  |  |
| <u>minimum</u>   | { <u>.double</u> }  |  |
| <u>maximum</u>   | { <u>.single</u> }  |  |
| <u>float</u> { <u>-negative</u> } <u>multiply</u> { <u>add</u> } | { <u>subtract</u> } | { <u>.single</u> }                           |
|  |                     | { <u>.double</u> }                           |
| <u>float move to</u> { <u>.single</u> }                          | { <u>.single</u> }  |  |
| <u>float move to</u> { <u>.double</u> }                          | { <u>.double</u> }  |  |
| <u>float move to</u> <u>.x register</u> from { <u>.single</u> }  | { <u>.single</u> }  |  |
| <u>float move to</u> <u>.x register</u> from { <u>.double</u> }  | { <u>.double</u> }  |  |
| Comparison   |                     | Conversion                                   |
| <u>compare float</u> { <u>equals</u> }                           | { <u>.single</u> }  |  |
| { <u>less than</u> }   | { <u>.double</u> }  |  |
| { <u>less than or equals</u> }                                   | { <u>.single</u> }  |  |
|  | { <u>.double</u> }  |  |
| Other instructions   |                     |  |
| <u>float sign injection</u> { <u>-negative</u> }                 | { <u>.single</u> }  |  |
| { <u>exclusive or</u> }  | { <u>.double</u> }  |  |
| <u>float classify</u> { <u>.single</u> }                         | { <u>.double</u> }  |  |

## RV64C

| Integer Computation   | Control transfer  |
|---|---|
| <u>c.add</u> { <u>immediate</u> } { <u>word</u> }   | <u>c.branch</u> { <u>equal</u><br><u>not equal</u> } to <u>zero</u> |
| <u>c.add</u> <u>immediate</u> * <u>16</u> to <u>stack pointer</u>   | <u>c.jump</u> { <u>-</u><br><u>and link</u> }                       |
| <u>c.add</u> <u>immediate</u> * <u>4</u> to <u>stack pointer</u> <u>nondestructive</u>                                  | <u>c.jump</u> { <u>-</u><br><u>and link</u> } <u>register</u>       |
| <u>c.subtract</u> { <u>word</u> }   |   |
| <u>c.</u> { <u>shift left logical</u><br><u>shift right arithmetic</u><br><u>shift right logical</u> } <u>immediate</u> |   |
| <u>c.and</u> { <u>immediate</u> }   |   |
| <u>c.or</u>   |   |
| <u>c.move</u>   |   |
| <u>c.exclusive or</u>   |   |
| <u>c.load</u> { <u>upper</u> } <u>immediate</u>   | <u>c.environment break</u>  |
| Loads and Stores  |   |
| <u>c.</u> { <u>float</u> } { <u>load</u> } { <u>word</u> } { <u>doubleword</u> } { <u>using stack pointer</u> }         |   |
| <u>c.float</u> { <u>load</u> } <u>doubleword</u> { <u>using stack pointer</u> }   |   |

| 31      | 27        | 26 | 25    | 24 | 20  | 19 | 15  | 14       | 12 | 11      | 7       | 6       | 0 |
|---------|-----------|----|-------|----|-----|----|-----|----------|----|---------|---------|---------|---|
|         | imm[11:0] |    |       |    | rs1 |    | 110 |          | rd |         | 0000011 | I lwu   |   |
|         | imm[11:0] |    |       |    | rs1 |    | 011 |          | rd |         | 0000011 | I ld    |   |
|         | imm[11:5] |    | rs2   |    | rs1 |    | 011 | imm[4:0] |    | 0100011 | 0100011 | S sld   |   |
| 0000000 |           |    | shamt |    | rs1 |    | 001 |          | rd |         | 0010011 | I slli  |   |
| 0000000 |           |    | shamt |    | rs1 |    | 101 |          | rd |         | 0010011 | I srli  |   |
| 0100000 |           |    | shamt |    | rs1 |    | 101 |          | rd |         | 0010011 | I srai  |   |
|         | imm[11:0] |    |       |    | rs1 |    | 000 |          | rd |         | 0011011 | I addiw |   |
| 0000000 |           |    | shamt |    | rs1 |    | 001 |          | rd |         | 0011011 | I slliw |   |
| 0000000 |           |    | shamt |    | rs1 |    | 101 |          | rd |         | 0011011 | I srliw |   |
| 0100000 |           |    | shamt |    | rs1 |    | 101 |          | rd |         | 0011011 | I sraw  |   |
| 0000000 |           |    | rs2   |    | rs1 |    | 000 |          | rd |         | 0111011 | R addw  |   |
| 0100000 |           |    | rs2   |    | rs1 |    | 000 |          | rd |         | 0111011 | R subw  |   |
| 0000000 |           |    | rs2   |    | rs1 |    | 001 |          | rd |         | 0111011 | R sllw  |   |
| 0000000 |           |    | rs2   |    | rs1 |    | 101 |          | rd |         | 0111011 | R srlw  |   |
| 0100000 |           |    | rs2   |    | rs1 |    | 101 |          | rd |         | 0111011 | R sraw  |   |

|         |     |     |     |    |         |         |
|---------|-----|-----|-----|----|---------|---------|
| 0000000 | rs2 | rs1 | 000 | rd | 0111011 | R mulw  |
| 0000001 | rs2 | rs1 | 100 | rd | 0111011 | R divw  |
| 0000001 | rs2 | rs1 | 101 | rd | 0111011 | R divuw |
| 0000001 | rs2 | rs1 | 110 | rd | 0111011 | R remw  |
| 0000001 | rs2 | rs1 | 111 | rd | 0111011 | R remuw |

|       |    |    |       |     |     |    |         |              |
|-------|----|----|-------|-----|-----|----|---------|--------------|
| 00010 | aq | rl | 00000 | rs1 | 011 | rd | 0101111 | R lr.d       |
| 00011 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R sc.d       |
| 00001 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amoswap..d |
| 00000 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amoadd.d   |
| 00100 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amoxor.d   |
| 01100 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amoand.d   |
| 01000 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amoor.d    |
| 10000 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amomin.d   |
| 10100 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amamax.d   |
| 11000 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amominu.d  |
| 11100 | aq | rl | rs2   | rs1 | 011 | rd | 0101111 | R amamaxu.d  |


|         |       |     |    |    |         |             |
|---------|-------|-----|----|----|---------|-------------|
| 1100000 | 00010 | rs1 | rm | rd | 1010011 | R fcvt.l.s  |
| 1100000 | 00011 | rs1 | rm | rd | 1010011 | R fcvt.lu.s |
| 1101000 | 00010 | rs1 | rm | rd | 1010011 | R fcvt.s.l  |
| 1101000 | 00011 | rs1 | rm | rd | 1010011 | R fcvt.s.lu |

|         |       |     |     |    |         |             |
|---------|-------|-----|-----|----|---------|-------------|
| 1100001 | 00010 | rs1 | rm  | rd | 1010011 | R fcvt.l.d  |
| 1100001 | 00011 | rs1 | rm  | rd | 1010011 | R fcvt.lu.d |
| 1110001 | 00000 | rs1 | 000 | rd | 1010011 | R fmv.x.d   |
| 1101001 | 00010 | rs1 | rm  | rd | 1010011 | R fcvt.d.l  |
| 1101001 | 00011 | rs1 | rm  | rd | 1010011 | R fcvt.d.lu |
| 1111001 | 00000 | rs1 | 000 | rd | 1010011 | R fmv.d.x   |

|        |          |          |           |           |          |           |          |                         |
|--------|----------|----------|-----------|-----------|----------|-----------|----------|-------------------------|
| RV64F  | RV64D    |          |           |           |          |           |          |                         |
|        | fcvt.l.s | fcvt.l.d | fcvt.lu.s | fcvt.lu.d | fcvt.s.l | fcvt.s.lu | fcvt.d.l | fcvt.d.lu.              |
| x      |          | 64       |           |           |          |           |          | RV64D                   |
|        | fmv.x.w  | fmv.w.x. |           |           |          |           |          |                         |
| RV64   | RV32     |          |           |           |          |           |          | RV64C                   |
| RV32C  |          | 64       |           |           |          |           |          | RV64C                   |
|        | c.jal    |          |           |           |          |           |          | c.lw c.sw c.lwsp c.swsp |
| c.flw  | c.fsw    | c.flwsp  | c.fswsp   |           |          |           |          | RV64C                   |
| c.addw | c.addiw  | c.subw   |           |           |          |           |          | c.ld c.sd c.ldsp c.sdsp |
| <hr/>  |          |          |           |           |          |           |          |                         |
| lp64   | RV64 ABI | lp64     | lp64f     | lp64d     |          |           |          |                         |
|        | C        |          |           | 64 ;      |          |           |          |                         |
|        | f d      |          |           |           |          |           |          |                         |
| <hr/>  |          |          |           |           |          |           |          |                         |
| <hr/>  |          |          |           |           |          |           |          |                         |
| RV64V  |          |          |           |           |          |           |          |                         |
| X64    | X64U     |          | RV32V     |           |          |           | 75       | 8.2                     |
|        |          |          | RV64V     |           | RV32V    |           |          |                         |
| <hr/>  |          |          |           |           |          |           |          |                         |

|             |               |               |         |      |        |  |         |         |
|-------------|---------------|---------------|---------|------|--------|--|---------|---------|
| Gordon Bell |               |               |         |      |        |  |         |         |
|             | 32            |               |         |      |        |  |         |         |
| 64          | [Mashey 2009] |               |         |      |        |  |         |         |
|             | MIPS          | 1991          |         |      |        |  |         |         |
| 64          | MIPS-32       |               | MIPS-64 |      |        |  | 32      | 64      |
| dsll        | 9.10          |               |         |      |        |  | d"      |         |
| MIPS-64     | MIPS-32       |               |         |      |        |  | MIPS-32 | MIPS-64 |
|             | x86-32        |               | 64      |      |        |  |         |         |
| x86-64      |               |               |         |      |        |  |         |         |
| ●           | 8             | 16 r8-r15 ;   |         |      |        |  |         |         |
| ● SIMD      | 8             | 16 xmm8-xmm15 |         |      |        |  | PC      |         |
| ●           | PC            |               |         |      |        |  |         |         |
|             | x86-32        |               |         |      |        |  |         |         |
|             | x86-32        | 2             | 30      | 2.11 | x86-64 |  | 9.11    |         |
|             | x86-64        |               | 64 ISA  |      |        |  |         |         |
|             | x86-32        |               |         |      |        |  | 20      |         |
| 15          | 64            | 32            |         |      |        |  | 45      |         |

|              | x86-64 |         |        |       |             |
|--------------|--------|---------|--------|-------|-------------|
| ISA          | ARM-64 | MIPS-64 | x86-64 | RV64I | RV64I+RV64C |
| Instructions | 16     | 24      | 15     | 19    | 19          |
| Bytes        | 64     | 96      | 46     | 76    | 52          |






|        |        |         |        |        |        |        |
|--------|--------|---------|--------|--------|--------|--------|
| 9.7    | RV64   | ARM-64  | x86-64 |        | 1      | 9      |
| 1.5    |        | RV32GC  |        | ;      | RV64GC | 1      |
| RV32I  | RV64I  |         | ARM-64 | ARM-32 | 8      |        |
| 64     |        | Thumb-2 |        | ARM-64 | ARM    | Thumb- |
| 2      | 25     |         | 32     | 64     | 64     | x86-64 |
| x86-32 | 7      |         | RV64GC | ARM-64 | RV64GC |        |
| 23     | x86-64 | RV64GC  | 34     | RV64   |        |        |

Seymour Cray

1976

ARM-32



I. ARM. Armv8-a architecture reference manual. 2015.

M. Kerner and N. Padgett. A history of modern 64bit computing. Technical report, CS Department, University of Washington, Feb 2007. URL <http://courses.cs.washington.edu/courses/csep590/o6au/projects/history-64-bit.pdf>.

J. Mashey. The long road to 64 bits. *Communications of the ACM*, 52(1):45-53, 2009.

A. Waterman. *Design of the RISC-V Instruction Set Architecture*. PhD thesis, EECS Department, University of California, Berkeley, Jan 2016. URL <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.html>.

A. Waterman and K. Asanović, editors. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.2*. May 2017. URL <https://riscv.org/specifications/>

J. Woodruff, R. N. Watson, D. Chisnall, S. W. Moore, J. Anderson, B. Davis, B. Laurie, P. G. Neumann, R. Norton, and M. Roe. The CHERI capability model: Revisiting RISC in an age of risk. In *Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on*, pages 457–468. IEEE, 2014.

```
# RV64I (19 instructions, 76 bytes, or 52 bytes with RV64C)
# a1 is n, a3 points to a[0], a4 is i, a5 is j, a6 is x
 0: 00850693 addi a3,a0,8    # (8 vs 4) a3 is pointer to a[i]
 4: 00100713 li   a4,1      # i = 1
Outer Loop:
 8: 00b76463 bltu a4,a1,10  # if i < n, jump to Continue Outer loop
Exit Outer Loop:
 c: 00008067 ret           # return from function
Continue Outer Loop:
10: 0006b803 ld   a6,0(a3)  # (ld vs lw) x = a[i]
14: 00068613 mv   a2,a3    # a2 is pointer to a[j]
18: 00070793 mv   a5,a4    # j = i
Inner Loop:
1c: ff863883 ld   a7,-8(a2) # (ld vs lw, 8 vs 4) a7 = a[j-1]
20: 01185a63 ble  a7,a6,34  # if a[j-1] <= a[i], jump to Exit Inner Loop
24: 01163023 sd   a7,0(a2)  # (sd vs sw) a[j] = a[j-1]
28: fff78793 addi a5,a5,-1 # j--
2c: ff860613 addi a2,a2,-8 # (8 vs 4) decrement a2 to point to a[j]
30: fe0796e3 bnez a5,1c    # if j != 0, jump to Inner Loop
Exit Inner Loop:
34: 00379793 slli a5,a5,0x3 # (8 vs 4) multiply a5 by 8
38: 00f507b3 add  a5,a0,a5  # a5 is now byte address of a[j]
3c: 0107b023 sd   a6,0(a5)  # (sd vs sw) a[j] = x
40: 00170713 addi a4,a4,1  # i++
44: 00868693 addi a3,a3,8  # increment a3 to point to a[i]
48: fc1ff06f j    8        # jump to Outer Loop # continue outer loop
```

```
# ARM-64 (16 instructions, 64 bytes)
# x0 points to a[0], x1 is n, x2 is j, x3 is i, x4 is x
0: d2800023  mov  x3, #0x1          # i = 1
Outer Loop:
4: eb01007f  cmp  x3, x1          # compare i vs n
8: 54000043  b.cc 10            # if i < n, jump to Continue Outer loop
Exit Outer Loop:
c: d65f03c0  ret              # return from function
Continue Outer Loop:
10: f8637804 ldr   x4, [x0, x3, lsl #3] # (x4 ca r4) vs x = a[i]
14: aa0303e2  mov   x2, x3          # (x2 vs r2) j = i
Inner Loop:
18: 8b020c05 add   x5, x0, x2, lsl #3 # x5 is pointer to a[j]
1c: f85f80a5 ldur  x5, [x5, #-8]    # x5 = a[j]
20: eb0400bf cmp   x5, x4          # compare a[j-1] vs. x
24: 5400008d b.le  34            # if a[j-1]<=a[i], jump to Exit Inner Loop

28: f8227805 str   x5, [x0, x2, lsl #3] # a[j] = a[j-1]
2c: f1000442 subs  x2, x2, #0x1        # j--
30: 54fffff41 b.ne  18            # if j != 0, jump to Inner Loop
Exit Inner Loop:
34: f8227804 str   x4, [x0, x2, lsl #3] # a[j] = x
38: 91000463 add   x3, x3, #0x1        # i++
3c: 17fffff2 b    4             # jump to Outer Loop
```

---

```

# MIPS-64 (24 instructions, 96 bytes)
# a1 is n, a3 is pointer to a[0], v0 is j, v1 is i, t0 is x
0: 64860008 daddiu a2,a0,8    # (daddiu vs addiu, 8 vs 4) a2 is pointer to a[i]
4: 24030001 li      v1,1      # i = 1
Outer Loop:
8: 0065102b sltu  v0,v1,a1  # set on i < n
c: 14400003 bnez  v0,1c      # if i < n, jump to Continue Outer Loop
10: 00c03825 move   a3,a2      # a3 is pointer to a[j] (slot filled)
14: 03e00008 jr     ra        # return from function
18: 00000000 nop           # branch delay slot unfilled
Continue Outer Loop:
1c: dcc80000 ld     a4,0(a2)  # (ld vs lw) x = a[i]
20: 00601025 move   v0,v1      # j = i
Inner Loop:
24: dce9fff8 ld     a5,-8(a3) # (ld vs lw, 8 vs. 4, a5 vs t1) a5 = a[j-1]
28: 0109502a slt    a6,a4,a5  # (no load delay slot) set a[i] < a[j-1]
2c: 11400005 beqz   a6,44      # if a[j-1] <= a[i], jump to Exit Inner Loop
30: 00000000 nop           # branch delay slot unfilled
34: 6442ffff daddiu v0,v0,-1 # (daddiu vs addiu) j--
38: fce90000 sd     a5,0(a3)  # (sd vs sw, a5 vs t1) a[j] = a[j-1]
3c: 1440fff9 bnez   v0,24      # if j != 0, jump to Inner Loop (next slot filled)
40: 64e7fff8 daddiu a3,a3,-8 # (daddiu vs addiu, 8 vs 4) decr a2 pointer to a[j]
Exit Inner Loop:
44: 000210f8 dsll   v0,v0,0x3 # (dsll vs sll)
48: 0082102d daddu   v0,a0,v0  # (daddu vs addu) v0 now byte address of a[j]
4c: fc480000 sd     a4,0(v0)  # (sd vs sw) a[j] = x
50: 64630001 daddiu v1,v1,1  # (daddiu vs addiu) i++
54: 1000ffec b     8          # jump to Outer Loop (next delay slot filled)
58: 64c60008 daddiu a2,a2,8  # (daddiu vs addiu, 8 vs 4) incr a2 pointer to a[i]
5c: 00000000 nop           # Unnecessary(?)
```

---

```

# .text:0000000000401000 15x0000000000000000 new syscalls
    # rax is j, rcx is x, rdx is i, rsi is n, rdi is pointer to a[0]
    0: ba 01 00 00 00 00 mov edx,0xj
Outer Loop:
    5: 48 39 f2      cmp rdx,rsi          # compare i vs. n
Loop     8: 73 23      jae 2d <Exit Loop>   # if i >= n, jump to Exit Outer
    a: 48 8b 0c d7    mov rcx,[rdi+rdx*8]  # x = a[i]
    e: 48 89 d0      mov rax,rdx         # j = i
Inner Loop:
    11: 4c 8b 44 c7 f8 mov r8,[rdi+rax*8-0x8] # r8 = a[j-1]
    16: 49 39 c8      cmp r8,rcx          # compare a[j-1] vs. x
InnerLoop 19: 7e 09      jle 24 <Exit Loop>   # if a[j-1]<=a[i],jump to Exit ]
    1b: 4c 89 04 c7    mov [rdi+rax*8],r8    # a[j] = a[j-1]
    1f: 48 ff c8      dec rax            # j--
    22: 75 ed      jne 11 <Inner Loop>  # if j != 0, jump to Inner Loop
Exit InnerLoop:
    24: 48 89 0c c7    mov [rdi+rax*8],rcx  # a[j] = x
    28: 48 ff c2      inc rdx            # i++
    2b: eb d8      jmp 5 <Outer Loop>  # jump to Outer Loop
Exit Outer Loop:
    2d: c3      ret                 # return from function

```

---

## RV32/64



Edsger W. Dijkstra

RISC-V

|                 |       |         |         |
|-----------------|-------|---------|---------|
| machine mode    | Linux | FreeBSD | Windows |
| supervisor mode |       |         |         |

I/O

runtime

RISC-V

10.1 RISC-V



10.2

CSR

RV32 RV64


XLEN



|      |      |    |      |      |    |
|------|------|----|------|------|----|
| RV32 | XLEN | 32 | RV64 | XLEN | 64 |
|------|------|----|------|------|----|

| 31      | 27 | 26    | 25 | 24    | 20 | 19  | 15 | 14    | 12 | 11      | 7 | 6 | 0 |              |
|---------|----|-------|----|-------|----|-----|----|-------|----|---------|---|---|---|--------------|
| 0001000 |    | 00010 |    | 00000 |    | 000 |    | 00000 |    | 1110011 |   |   |   | R sret       |
| 0011000 |    | 00010 |    | 00000 |    | 000 |    | 00000 |    | 1110011 |   |   |   | R mret       |
| 0001000 |    | 00101 |    | 00000 |    | 000 |    | 00000 |    | 1110011 |   |   |   | R wfi        |
| 0001001 |    | rs2   |    | rs1   |    | 000 |    | 00000 |    | 1110011 |   |   |   | R sfence.vma |

## RV32/64 Privileged Instructions

{  
 machine-mode  
 supervisor-mode } trap **r**eturn  
 supervisor-mode **f**ence virtual memory address  
 wait **f**or **i**nterrupt





- CSR**
- **mtvec** Machine Trap Vector
  - **mepc** Machine Exception PC
  - **mcause** Machine Exception Cause
  - **mie** Machine Interrupt Enable
  - **mip** Machine Interrupt Pending
  - **mtval** Machine Trap Value
  - **mscratch** Machine Scratch
  - **mstatus** Machine Status
- trap 0
- 10.4

| SD    | 0       |       |      |     |      |   |      |      | TSR | TW | TVM | MXR | SUM | MPRV |
|-------|---------|-------|------|-----|------|---|------|------|-----|----|-----|-----|-----|------|
| 1     | XLEN-24 |       |      |     |      |   |      |      | 1   | 1  | 1   | 1   | 1   | 1    |
| 16 15 | 14 13   | 12 11 | 10 9 | 8   | 7    | 6 | 5    | 4    | 3   | 2  | 1   | 0   |     |      |
| XS    | FS      | MPP   | 0    | SPP | MPIE | 0 | SPIE | UPIE | MIE | 0  | SIE | UIE |     |      |

**mstatus**

**M**

**mstatus.MIE** 1

**mie**


**mie**

10.3                          mie[7]                  M  
mip

| Encoding | Name       | Abbreviation |
|----------|------------|--------------|
| 00       | User       | U            |
| M        | Supervisor | S            |
| M        | Machine    | M            |


mstatus.MIE = 1    mie[7] = 1    mip[7] = 1

hart




mscratch  
a0

mscratch



10.6                          RISC-V



```

# save registers
csrrw a0, mscratch, a0    # save a0; set a0 = &temp storage
sw a1, 0(a0)               # save a1
sw a2, 4(a0)               # save a2
sw a3, 8(a0)               # save a3
sw a4, 12(a0)              # save a4


# decode interrupt cause
csrr a1, mcause            # read exception cause
bgez a1, exception         # branch if not an interrupt
andi a1, a1, 0x3f           # isolate interrupt cause
li a2, 7                   # a2 = timer interrupt cause
bne a1, a2, otherInt       # branch if not a timer interrupt



# handle timer interrupt by incrementing time comparator
la a1, mtimetcmp          # a1 = &time comparator
lw a2, 0(a1)                # load lower 32 bits of comparator
lw a3, 4(a1)                # load upper 32 bits of comparator
addi a4, a2, 1000           # increment lower bits by 1000 cycles
sltu a2, a4, a2             # generate carry-out
add a3, a3, a2              # increment upper bits
sw a3, 4(a1)                # store upper 32 bits
sw a4, 0(a1)                # store lower 32 bits



# restore registers and return
lw a4, 12(a0)               # restore a4
lw a3, 4(a0)                # restore a3
lw a2, 4(a0)                # restore a2
lw a1, 0(a0)                # restore a1
csrrw a0, mscratch, a0      # restore a0; mscratch = &temp storage
mret                         # return from handler




mstatus
mie[7]          mtvec
mscratch
ao
mscratch     a1   a4
mcause
mcause
ao   a4   mscratch
mret


```











satp

| RV32  |      |                                       |
|-------|------|---------------------------------------|
| Value | Name | Description                           |
| 0     | Bare | No translation or protection.         |
| 1     | Sv32 | Page-based 32-bit virtual addressing. |


| RV64  |      |                                       |
|-------|------|---------------------------------------|
| Value | Name | Description                           |
| 0     | Bare | No translation or protection.         |
| 8     | Sv39 | Page-based 39-bit virtual addressing. |
| 9     | Sv48 | Page-based 48-bit virtual addressing. |

satp

|                                    |  |                                      |      |
|------------------------------------|--|--------------------------------------|------|
| Sv39                               | RV64   | 35                                   | Sv39 |
| 63-39                              | 38   | 0000_0000_0000_0000 <sub>hex</sub> - |      |
| 0000_003f_ffff_ffff <sub>hex</sub> | ffff_ffc0_0000_0000 <sub>hex</sub> -ffff_ffff_ffff_ffff <sub>hex</sub> | 2 <sup>25</sup>                      | 64   |
| 99.999997%                         | 25   |                                      |      |
| 512 GiB                            |  |                                      |      |
|                                    | 25   |                                      |      |

satp Supervisor Address Translation and Protection

|       |       |      |                          |
|-------|-------|------|--------------------------|
| S     | 10.12 | satp | MODE                     |
| 10.13 |       | ASID | Address Space Identifier |
|       |       |      | PPN                      |
| 4 KiB |       | M    |                          |
| satp  |       | S    |                          |
| satp  |       |      |                          |



|       | satp       | S      | U                            |      |
|-------|------------|--------|------------------------------|------|
|       |            | 10.14  |                              |      |
| 1.    | satp.PPN   |        | VA[31:22]                    |      |
|       | xfyu       | S      | F                            |      |
| 2.    | PTE        |        | VA[21:12]                    |      |
|       | S          | F      |                              |      |
| 3.    |            | PPN    |                              | 12   |
|       |            | f      | S                            | F    |
|       |            |        |                              |      |
|       |            | Sv39   |                              | Sv32 |
|       | PTE        |        | 10.19                        |      |
|       |            | RISC-V |                              | load |
| store |            |        |                              |      |
|       | TLB        |        | Translation Lookaside Buffer |      |
|       |            |        |                              |      |
|       |            | S      |                              |      |
|       | sfence.vma |        |                              |      |
|       |            |        |                              |      |
| rs1   |            |        |                              |      |
|       | ASID       |        |                              |      |
|       |            |        |                              |      |
|       |            | x0     |                              |      |



| XLEN-1 | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0 |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|---|
| WIRI   | MEIP | WIRI | SEIP | UEIP | MTIP | WIRI | STIP | UTIP | MSIP | WIRI | SSIP | USIP |   |
| WPRI   | MEIE | WPRI | SEIE | UEIE | MTIE | WPRI | STIE | UTIE | MSIE | WPRI | SSIE | USIE |   |

XLEN-12      1      1      1      1      1      1      1      1      1      1      1      1      1  
mie                mip                mip

| XLEN-1 | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2 | 1 | 0 |
|--------|------|------|------|------|------|------|------|------|---|---|---|
| WIRI   | SEIP | UEIP | WIRI | STIP | UTIP | WIRI | SSIP | USIP |   |   |   |
| WPRI   | SEIE | UEIE | WPRI | STIE | UTIE | WPRI | SSIE | USIE |   |   |   |

XLEN-10      1      1      2      1      1      2      1      1      1  
                  mip                sip


|                |   |      |   |
|----------------|---|------|---|
| XLEN-1         | 2 | 1    | 0 |
| BASE[XLEN-1:2] |   | MODE |   |
| XLEN-2         |   | 2    |   |

mtvec    stvec


| XLEN-1    | XLEN-2         | 0 |
|-----------|----------------|---|
| Interrupt | Exception Code |   |

1                                    XLEN-1

cause    mcause    scause



Fred Brooks,Jr.,1986



RISC-V

A. Waterman and K. Asanović, editors *The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.10*. May 2017. URL <https://riscv.org/specifications/privileged-isa/>.

<http://parlab.eecs.berkeley.edu>

1. Let  $a$  be  $\text{satp}.ppn} \times \text{PAGESIZE}$ , and let  $i = \text{LEVELS} - 1$ .
2. Let  $pte$  be the value of the PTE at address  $a + va.vpn[i] \times \text{PTESIZE}$ .
3. If  $pte.v = 0$ , or if  $pte.r = 0$  and  $pte.w = 1$ , stop and raise a page-fault exception.
4. Otherwise, the PTE is valid. If  $pte.r = 1$  or  $pte.x = 1$ , go to step 5. Otherwise, this PTE is a pointer to the next level of the page table. Let  $i = i - 1$ . If  $i < 0$ , stop and raise a page-fault exception. Otherwise, let  $a = pte.ppn} \times \text{PAGESIZE}$  and go to step 2.
5. A leaf PTE has been found. Determine if the requested memory access is allowed by the  $pte.r$ ,  $pte.w$ ,  $pte.x$ , and  $pte.u$  bits, given the current privilege mode and the value of the SUM and MXR fields of the `mstatus` register. If not, stop and raise a page-fault exception.
6. If  $i > 0$  and  $pa.ppn[i - 1 : 0] \neq 0$ , this is a misaligned superpage; stop and raise a page-fault exception.
7. If  $pte.a = 0$ , or if the memory access is a store and  $pte.d = 0$ , then either:
  - Raise a page-fault exception, or:
  - Set  $pte.a$  to 1 and, if the memory access is a store, also set  $pte.d$  to 1.
8. The translation is successful. The translated physical address is given as follows:
  - $pa.pgoff = va.pgoff$ .
  - If  $i > 0$ , then this is a superpage translation and  $pa.ppn[i - 1 : 0] = va.vpn[i - 1 : 0]$ .
  - $pa.ppn[\text{LEVELS} - 1 : i] = pte.ppn[\text{LEVELS} - 1 : i]$ .

# RISC-V

Alan Perlis

Alan Perlis 1982

RISC-V

8



B

rotations

0

funnel shifts

0

count leading and trailing zeros

insert, extract, and test bit fields

bit and byte permutations

count bits set

16

RV32E

0-15

16-31

3.2



H



ISA

J

Java Javascript

Just-In-Time



L


IEEE 754-2008

0.1 RV32L

N

|                             |               |                  |                     |                      |
|-----------------------------|---------------|------------------|---------------------|----------------------|
|                             | M             | U                |                     | 10                   |
| Unix                        |               |                  | Unix                |                      |
| garbage collection barriers |               | integer overflow |                     | floating-point traps |
|                             |               |                  |                     |                      |
| P                           |               |                  |                     |                      |
| 8                           |               |                  | RVV                 |                      |
| Q                           | IEEE 754-2008 | 128              |                     | RV64IFD              |
|                             |               |                  |                     |                      |
|                             |               |                  | Henry David Thoreau | 19                   |
|                             |               |                  |                     | 1854                 |
| RISC-V                      |               |                  |                     |                      |
| FPGA                        |               |                  | RISC-V              |                      |
| [1]                         | ISA           |                  | x86-32              |                      |
|                             | 1.2           |                  |                     |                      |
| RISC-V                      |               |                  | RISC-V              |                      |
| ISA                         |               |                  |                     |                      |

## A RISC-V



Coco Chanel 1923

RVC RVV      RV32/64I      RVM RVA RVF RVD  
V [Waterman and Asanovic 2017]

RISC-

amoadd.w adoand.d amoaddn.w amomax.d amomax.w  
amomaxu.d amomaxu.w amomin.d amomin.w amominu.d

**add** rd, rs1, rs2  $x[rd] = x[rs1] + x[rs2]$

(Add). R-type, RV32I and RV64I.

| $x[rs2]$ | $x[rs1]$ | $x[rd]$                 |
|----------|----------|-------------------------|
| rd, rs2; | rd, rs2  |                         |
| 31       | 25 24    | 20 19 15 14 12 11 7 6 0 |
| 0000000  | rs2      | rs1 000 Rd 0110011      |

**addi** rd, rs1, immediate  $x[rd] = x[rs1] + \text{sext(immediate)}$

(Add Immediate). I-type, RV32I and RV64I.

| $x[rs1]$        | $x[rd]$                 |                    |         |
|-----------------|-------------------------|--------------------|---------|
| rd, imm;        | rd, imm;                | imm;               | rd, imm |
| 31              | 20 19 15 14 12 11 7 6 0 |                    |         |
| immediate[11:0] |                         | rs1 000 rd 0010011 |         |

**addiw** rd, rs1, immediate  $x[rd] = \text{sext}((x[rs1] + \text{sext(immediate))}[31:0]))$

(Add Word Immediate). I-type, RV64I.

| $x[rs1]$        | 32                      | $x[rd]$ |
|-----------------|-------------------------|---------|
| rd, imm         |                         |         |
| 31              | 20 19 15 14 12 11 7 6 0 |         |
| immediate[11:0] | rs1 000 rd 0011011      |         |

**addw** rd, rs1, rs2  $x[rd] = \text{sext}((x[rs1] + x[rs2])[31:0])$

(Add Word). R-type, RV64I.

| $x[rs2]$ | $x[rs1]$                      | 32                     | $x[rd]$ |
|----------|-------------------------------|------------------------|---------|
| rd, rs2  |                               |                        |         |
| 31       | 25 24 20 19 15 14 12 11 7 6 0 |                        |         |
| 0000000  |                               | rs2 rs1 000 rd 0111011 |         |

**amoadd.d** rd, rs2, (rs1)  $x[rd] = \text{AMO64}(M[x[rs1]] + x[rs2])$

(Atomic Memory Operation: Add Doubleword). R-type, RV64A.

| $x[rs1]$                           | $t$                                 | $t+x[rs2]$ |
|------------------------------------|-------------------------------------|------------|
| $x[rd]$                            |                                     |            |
| 31                                 | 27 26 25 24 20 19 15 14 12 11 7 6 0 |            |
| 00000 aq rl rs2 rs1 011 rd 0101111 |                                     |            |

**amoadd.w** rd, rs2, (rs1) $x[rd] = AMO32(M[x[rs1]] + x[rs2])$ 

(Atomic Memory Operation: Add Word). R-type, RV32A and RV64A.

| $x[rs1]$                | $t$          | $t+x[rs2]$ | $x[rd]$       |
|-------------------------|--------------|------------|---------------|
| $x[rs1]$                | $t$          | $t+x[rs2]$ | $x[rd]$       |
| 31 27 26 25 24<br>00000 | aq rl<br>rs2 | rs1<br>010 | rd<br>0101111 |

**amoand.d** rd, rs2, (rs1) $x[rd] = AMO64(M[x[rs1]] \& x[rs2])$ 

(Atomic Memory Operation: AND Doubleword). R-type, RV64A.

| $x[rs1]$                | $t$          | $t$        | $x[rs2]$      |
|-------------------------|--------------|------------|---------------|
| $x[rs1]$                | $t$          | $t$        | $x[rs2]$      |
| 31 27 26 25 24<br>01100 | aq rl<br>rs2 | rs1<br>011 | rd<br>0101111 |

**amoand.w** rd, rs2, (rs1) $x[rd] = AMO32(M[x[rs1]] \& x[rs2])$ 

(Atomic Memory Operation: AND Word)

31 27 26 25 24 20 19 15 14 12 11 7 6 0

31 27 26 25 24 20 19 15 14 12 11 7 6 0

31 27 26 25 24 20 19 15 14 12 11 7 6 0

**amomaxu.d** rd, rs2, (rs1) $x[rd] = \text{AMO64}(M[x[rs1]] \text{ MAXU } x[rs2])$ *(Atomic Memory Operation: Maximum Doubleword, Unsigned). R-type, RV64A.*

|       |    |    |     |    | x[rs1] | t     |       |         | t | x[rs2] |
|-------|----|----|-----|----|--------|-------|-------|---------|---|--------|
|       |    |    |     |    | x[rd]  | t     |       |         |   |        |
| 31    | 27 | 26 | 25  | 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |        |
| 11100 | aq | rl | rs2 |    | rs1    | 011   | rd    | 0101111 |   |        |

**amomaxu.W** rd, rs2, (rs1) $x[rd] = \text{AMO32}(M[x[rs1]] \text{ MAXU } x[rs2])$ *(Atomic Memory Operation: Maximum Word, Unsigned). R-type, RV32A and RV64A.*

|       |    |    |     |    | x[rs1] | t     |       |         | t | x[rs2] |
|-------|----|----|-----|----|--------|-------|-------|---------|---|--------|
|       |    |    |     |    | x[rd]  | t     |       |         |   |        |
| 31    | 27 | 26 | 25  | 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |        |
| 11100 | aq | rl | rs2 |    | rs1    | 010   | rd    | 0101111 |   |        |

**amomin.d** rd, rs2, (rs1) $x[rd] = \text{AMO64}(M[x[rs1]] \text{ MIN } x[rs2])$ *(Atomic Memory Operation: Minimum Doubleword). R-type, RV64A.*

|       |    |    |     |    | x[rs1] | t     |       |         | t | x[rs2] |
|-------|----|----|-----|----|--------|-------|-------|---------|---|--------|
|       |    |    |     |    | x[rd]  | t     |       |         |   |        |
| 31    | 27 | 26 | 25  | 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |        |
| 10000 | aq | rl | rs2 |    | rs1    | 011   | rd    | 0101111 |   |        |

**amomin.W** rd, rs2, (rs1) $x[rd] = \text{AMO32}(M[x[rs1]] \text{ MIN } x[rs2])$ *(Atomic Memory Operation: Minimum Word). R-type, RV32A and RV64A.*

|       |    |    |     |    | x[rs1] | t     |       |         | t | x[rs2] |
|-------|----|----|-----|----|--------|-------|-------|---------|---|--------|
|       |    |    |     |    | x[rd]  | t     |       |         |   |        |
| 31    | 27 | 26 | 25  | 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |        |
| 10000 | aq | rl | rs2 |    | rs1    | 010   | rd    | 0101111 |   |        |

**amominu.d** rd, rs2,(rs1) $x[rd] = \text{AMO64}(M[x[rs1]] \text{ MINU } x[rs2])$ *(Atomic Memory Operation: Minimum Doubleword, Unsigned). R-type, RV64A.*

|       |    |    |     |    | x[rs1] | t     |       |         | t | x[rs2] |
|-------|----|----|-----|----|--------|-------|-------|---------|---|--------|
|       |    |    |     |    | x[rd]  | t     |       |         |   |        |
| 31    | 27 | 26 | 25  | 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |        |
| 11000 | aq | rl | rs2 |    | rs1    | 011   | rd    | 0101111 |   |        |

**amominu.w** rd, rs2, (rs1) $x[rd] = AMO32(M[x[rs1]] \text{ MINU } x[rs2])$ 

(*Atomic Memory Operation: Minimum Word, Unsigned*). R-type, RV32A and RV64A.

|       |    |    |    |     |       |       |       | $x[rs1]$ | $t$ | $t$     | $x[rs2]$ |
|-------|----|----|----|-----|-------|-------|-------|----------|-----|---------|----------|
|       |    |    |    |     |       |       |       | $x[rd]$  | $t$ | $t$     |          |
| 31    | 27 | 26 | 25 | 24  | 20 19 | 15 14 | 12 11 | 7 6      | 0   |         |          |
| 11000 | aq | rl |    | rs2 |       | rs1   | 010   | rd       |     | 0101111 |          |

**amoor.d** rd, rs2, (rs1) $x[rd] = AMO64(M[x[rs1]] \mid x[rs2])$ 

(*Atomic Memory Operation: OR Doubleword*). R-type, RV64A.

|       |    |    |    |     |       |       |       | $x[rs1]$ | $t$ | $t$     | $x[rs2]$ |
|-------|----|----|----|-----|-------|-------|-------|----------|-----|---------|----------|
|       |    |    |    |     |       |       |       | $x[rd]$  | $t$ | $t$     |          |
| 31    | 27 | 26 | 25 | 24  | 20 19 | 15 14 | 12 11 | 7 6      | 0   |         |          |
| 01000 | aq | rl |    | rs2 |       | rs1   | 011   | rd       |     | 0101111 |          |

**amoor.W** rd, rs2, (rs1) $x[rd] = AMO32(M[x[rs1]] \mid x[rs2])$ 

(*Atomic Memory Operation: OR Word*). R-type, RV32A and RV64A.

|    |    |    |    |    |       |       |       |     |   |
|----|----|----|----|----|-------|-------|-------|-----|---|
| 31 | 27 | 26 | 25 | 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0 |
|----|----|----|----|----|-------|-------|-------|-----|---|

|    |    |    |    |    |       |       |       |     |   |
|----|----|----|----|----|-------|-------|-------|-----|---|
| 31 | 27 | 26 | 25 | 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0 |
|----|----|----|----|----|-------|-------|-------|-----|---|

|    |    |    |    |    |       |       |       |     |   |
|----|----|----|----|----|-------|-------|-------|-----|---|
| 31 | 27 | 26 | 25 | 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0 |
|----|----|----|----|----|-------|-------|-------|-----|---|

**amoxor.d** rd, rs2, (rs1)  $x[rd] = \text{AMO64}(\text{M}[x[rs1]] \wedge x[rs2])$

(Atomic Memory Operation: XOR Doubleword). R-type, RV64A.

|       |    |    |       | x[rs1] | t     | t     | x[rs2]  |   |
|-------|----|----|-------|--------|-------|-------|---------|---|
|       |    |    |       | x[rd]  | t     | t     | x[rs2]  |   |
| 31    | 27 | 26 | 25 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |
| 00100 | aq | rl | rs2   | rs1    | 011   | rd    | 0101111 |   |

**amoxor.W** rd, rs2, (rs1)  $x[rd] = \text{AMO32}(\text{M}[x[rs1]] \wedge x[rs2])$

(Atomic Memory Operation: XOR Word). R-type, RV32A and RV64A.

|       |    |    |       | x[rs1] | t     | t     | x[rs2]  |   |
|-------|----|----|-------|--------|-------|-------|---------|---|
|       |    |    |       | x[rd]  | t     | t     | x[rs2]  |   |
| 31    | 27 | 26 | 25 24 | 20 19  | 15 14 | 12 11 | 7 6     | 0 |
| 00100 | aq | rl | rs2   | rs1    | 010   | rd    | 0101111 |   |

**and** rd, rs1, rs2  $x[rd] = x[rs1] \& x[rs2]$

(And). R-type, RV32I and RV64I.

|         |       |       |       | x[rs1]  | x[rs2] | x[rd]   |
|---------|-------|-------|-------|---------|--------|---------|
|         |       |       |       | rd, rs2 |        |         |
| 31      | 25 24 | 20 19 | 15 14 | 12 11   | 7 6    | 0       |
| 0000000 |       | rs2   | rs1   | 111     | rd     | 0110011 |

**andi** rd, rs1, immediate  $x[rd] = x[rs1] \& \text{sext(immediate)}$

(And Immediate). I-type, RV32I and RV64I.

|    |                 |       |       | x[rs1]  | x[rd]   |
|----|-----------------|-------|-------|---------|---------|
|    |                 |       |       | rd, imm |         |
| 31 | 20 19           | 15 14 | 12 11 | 7 6     | 0       |
|    | immediate[11:0] | rs1   | 111   | rd      | 0010011 |

**auipc** rd, immediate  $x[rd] = pc + \text{sext(immediate[31:12] << 12)}$

PC (Add Upper Immediate to PC). U-type, RV32I and RV64I.

|    |    |                  |       | pc  | x[rd]   |
|----|----|------------------|-------|-----|---------|
| 31 | 12 | 12               | 12 11 | 7 6 | 0       |
|    |    | immediate[31:12] |       | rd  | 0010111 |

---

**beq** rs1, rs2, offset if (rs1 == rs2) pc += sext(offset)

(*Branch if Equal*). B-type, RV32I and RV64I.

|             |        |  |    |  |  |  |        |
|-------------|--------|--|----|--|--|--|--------|
| x[rs1]      | x[rs2] |  | pc |  |  |  | offset |
| rs1, offset |        |  |    |  |  |  |        |

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 000   | offset[4:1 11] | 1100011 |   |

---

**beqz** rs1, offset if (rs1 == 0) pc += sext(offset)

(*Branch if Equal to Zero*). (*Pesudoinstruction*), RV32I and RV64I.

rs1, x0, offset.

---

**bge** rs1, rs2, offset if (rs1 >= rs2) pc += sext(offset)

(*Branch if Greater Than or Equal*). B-type, RV32I and RV64I.

|        |        |  |    |  |  |  |
|--------|--------|--|----|--|--|--|
| x[rs1] | x[rs2] |  | pc |  |  |  |
| offset |        |  |    |  |  |  |

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 101   | offset[4:1 11] | 1100011 |   |

---

**bgeu** rs1, rs2, offset if (rs1 >= rs2) pc += sext(offset)

(*Branch if Greater Than or Equal, Unsigned*). B-type, RV32I and RV64I.

|        |        |  |    |  |  |  |
|--------|--------|--|----|--|--|--|
| x[rs1] | x[rs2] |  | pc |  |  |  |
| offset |        |  |    |  |  |  |

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 111   | offset[4:1 11] | 1100011 |   |

---

**bgez** rs1, offset if (rs1 >= 0) pc += sext(offset)

(*Branch if Greater Than or Equal to Zero*). (*Pesudoinstruction*),

RV32I and RV64I.

rs1, x0, offset.

---

**bgt** rs1, rs2, offset if (rs1 > rs2) pc += sext(offset)

(*Branch if Greater Than*). (*Pesudoinstruction*), RV32I and RV64I.

rs2, rs1, offset.

---

**bgtu** rs1, rs2, offset if (rs1 > rs2) pc += sext(offset)

(*Branch if Greater Than, Unsigned*). (*Pesudoinstruction*), RV32I and

RV64I.

rs2, rs1, offset.

**bgtz** rs1, offset    if ( $rs2 >_s 0$ )  $pc += sext(offset)$   
*(Branch if Greater Than Zero).*    (Pesudoinstruction), RV32I and RV64I.  
 $x0, rs2, offset.$

**ble** rs1, rs2, offset    if ( $rs1 \leq_s rs2$ )  $pc += sext(offset)$   
*(Branch if Less Than or Equal).*    (Pesudoinstruction), RV32I and RV64I.  
 $rs2, rs1, offset.$

**bleu** rs1, rs2, offset    if ( $rs1 \leq_u rs2$ )  $pc += sext(offset)$   
*(Branch if Less Than or Equal, Unsigned).*                                    (Pesudoinstruction), RV32I  
and RV64I.  
 $rs2, rs1, offset.$

**blez** rs2, offset    if ( $rs2 \leq_s 0$ )  $pc += sext(offset)$   
*(Branch if Less Than or Equal to Zero).*                                    (Pesudoinstruction), RV32I  
and RV64I.  
 $x0, rs2, offset.$

**blt** rs1, rs2, offset    if ( $rs1 <_s rs2$ )  $pc += sext(offset)$   
*(Branch if Less Than).* B-type, RV32I and RV64I.  
 $x[rs1]$      $x[rs2]$      $pc$   
 $offset$   

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 100   | offset[4:1 11] | 1100011 |   |

**bltz** rs2, offset    if ( $rs1 <_s 0$ )  $pc += sext(offset)$   
*(Branch if Less Than Zero).*    (Pesudoinstruction), RV32I and RV64I.  
 $rs1, x0, offset.$

**bltu** rs1, rs2, offset    if ( $rs1 <_u rs2$ )  $pc += sext(offset)$   
*(Branch if Less Than, Unsigned).* B-type, RV32I and RV64I.  
 $x[rs1]$      $x[rs2]$      $pc$   
 $offset$   

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 110   | offset[4:1 11] | 1100011 |   |

**bne** rs1, rs2, offset if (rs1 != rs2) pc += sext(offset)  
*(Branch if Not Equal).* B-type, RV32I and RV64I.  
 x[rs1] x[rs2] pc  
 offset rs1, offset

|                 |       |       |       |                |         |   |
|-----------------|-------|-------|-------|----------------|---------|---|
| 31              | 25 24 | 20 19 | 15 14 | 12 11          | 7 6     | 0 |
| offset[12 10:5] | rs2   | rs1   | 001   | offset[4:1 11] | 1100011 |   |

**bnez** rs1, offset if (rs1 != 0) pc += sext(offset)  
*(Branch if Not Equal to Zero).* (Pseudoinstruction), RV32I and RV64I.  
 rs1, x0, offset.

**c.add** rd, rs2  $x[rd] = x[rd] + x[rs2]$   
*(Add).* RV32IC and RV64IC.

rd, rd, rs2. rd=x0 rs2=x0

|     |    |    |    |     |     |   |
|-----|----|----|----|-----|-----|---|
| 15  | 13 | 12 | 11 | 7 6 | 2 1 | 0 |
| 100 | 1  |    | rd | rs2 | 10  |   |

**c.addi** rd, imm  $x[rd] = x[rd] + \text{sext}(imm)$   
*(Add Immediate).* RV32IC and RV64IC.

rd, rd, imm.

|     |        |    |    |          |     |   |
|-----|--------|----|----|----------|-----|---|
| 15  | 13     | 12 | 11 | 7 6      | 2 1 | 0 |
| 000 | imm[5] |    | rd | imm[4:0] | 01  |   |

15 13 12 11 7 6 2 1 0

15 13 12 5 4 2 1 0

**c.addiw** rd, imm $x[rd] = \text{sext}((x[rd] + \text{sext}(imm))[31:0])$ 

(Add Word Immediate). RV64IC.

rd, rd, imm. rd=x0

|     |        |    |    |          |     |   |
|-----|--------|----|----|----------|-----|---|
| 15  | 13     | 12 | 11 | 7 6      | 2 1 | 0 |
| 001 | imm[5] |    | rd | imm[4:0] | 01  |   |

**c.and** rd', rs2' $x[8+rd'] = x[8+rd'] \& x[8+rs2']$ 

(AND). RV32IC and RV64IC.

rd, rd, rs2, rd=8+rd', rs2=8+rs2'.

|        |      |     |     |      |    |
|--------|------|-----|-----|------|----|
| 15     | 10 9 | 7 6 | 5 4 | 2 1  | 0  |
| 100011 |      | rd' | 11  | rs2' | 01 |

**c.addw** rd', rs2' $x[8+rd'] = \text{sext}((x[8+rd'] + x[8+rs2'])[31:0])$ 

(Add Word). RV64IC.

rd, rd, rs2, rd=8+rd', rs2=8+rs2'.

|        |      |     |     |      |    |
|--------|------|-----|-----|------|----|
| 15     | 10 9 | 7 6 | 5 4 | 2 1  | 0  |
| 100111 |      | rd' | 01  | rs2' | 01 |

**c.andi** rd', imm $x[8+rd'] = x[8+rd'] \& \text{sext}(imm)$ 

(AND Immediate). RV32IC and RV64IC.

rd, rd, imm, rd=8+rd'.

|     |        |    |     |      |          |     |   |
|-----|--------|----|-----|------|----------|-----|---|
| 15  | 13     | 12 | 11  | 10 9 | 7 6      | 2 1 | 0 |
| 100 | imm[5] | 10 | rd' |      | imm[4:0] | 01  |   |

**c.beqz** rs1', offsetif ( $x[8+rs1'] == 0$ ) pc += sext(offset)

(Branch if Equal to Zero). RV32IC and RV64IC.

rs1, x0, offset, rs1=8+rs1'.

|     |               |      |                   |     |   |
|-----|---------------|------|-------------------|-----|---|
| 15  | 13 12         | 10 9 | 7 6               | 2 1 | 0 |
| 110 | offset[8 4:3] | rs1' | offset[7:6 2:1 5] | 01  |   |

**c.bnez** rs1', offsetif ( $x[8+rs1'] \neq 0$ ) pc += sext(offset)

(Branch if Not Equal to Zero). RV32IC and RV64IC.

rs1, x0, offset, rs1=8+rs1'.

|     |               |      |                   |     |   |
|-----|---------------|------|-------------------|-----|---|
| 15  | 13 12         | 10 9 | 7 6               | 2 1 | 0 |
| 111 | offset[8 4:3] | rs1' | offset[7:6 2:1 5] | 01  |   |

**c.ebreak**

RaiseException(Breakpoint)

(Environment Breakpoint). RV32IC and RV64IC.

|     |    |    |       |       |     |   |
|-----|----|----|-------|-------|-----|---|
| 15  | 13 | 12 | 11    | 7 6   | 2 1 | 0 |
| 100 |    | 1  | 00000 | 00000 | 10  |   |

---

**c.fld** rd', uimm(rs1') $f[8+rd'] = M[x[8+rs1'] + uimm][63:0]$ 

(Floating-point Load Doubleword). RV32DC and RV64DC.

rd, uimm(rs1),      rd=8+rd', rs1=8+rs1'.

|     |           |      |           |     |     |   |
|-----|-----------|------|-----------|-----|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4 | 2 1 | 0 |
| 001 | uimm[5:3] | rs1' | uimm[7:6] | rd' | 00  |   |

---

**c fldsp** rd, uimm(x2) $f[rd] = M[x[2] + uimm][63:0]$ 

(Floating-point Load Doubleword, Stack-Pointer Relative). RV32DC

and RV64DC.

rd, uimm(x2).

|     |         |    |    |               |     |   |
|-----|---------|----|----|---------------|-----|---|
| 15  | 13      | 12 | 11 | 7 6           | 2 1 | 0 |
| 001 | uimm[5] |    | rd | uimm[4:3 8:6] | 10  |   |

---

**c.flw** rd', uimm(rs1') $f[8+rd'] = M[x[8+rs1'] + uimm][31:0]$ 

(Floating-point Load Word). RV32FC.

rd, uimm(rs1),      rd=8+rd', rs1=8+rs1'.

|     |           |      |           |     |     |   |
|-----|-----------|------|-----------|-----|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4 | 2 1 | 0 |
| 011 | uimm[5:3] | rs1' | uimm[2 6] | rd' | 00  |   |

---

**c.flwsp** rd, uimm(x2) $f[rd] = M[x[2] + uimm][31:0]$ 

(Floating-point Load Word, Stack-Pointer Relative). RV32FC.

rd, uimm(x2).

|     |         |    |    |               |     |   |
|-----|---------|----|----|---------------|-----|---|
| 15  | 13      | 12 | 11 | 7 6           | 2 1 | 0 |
| 011 | uimm[5] |    | rd | uimm[4:2 7:6] | 10  |   |

---

**c.fsd** rs2', uimm(rs1') $M[x[8+rs1'] + uimm][63:0] = f[8+rs2']$ 

(Floating-point Store Doubleword). RV32DC and RV64DC.

rs2, uimm(rs1),      rs2=8+rs2', rs1=8+rs1'.

|     |           |      |           |      |     |   |
|-----|-----------|------|-----------|------|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4  | 2 1 | 0 |
| 101 | uimm[5:3] | rs1' | uimm[7:6] | rs2' | 00  |   |

---

**c.fsdsp** rs2, uimm(x2) $M[x[2] + uimm][63:0] = f[rs2]$ *(Floating-point Store Doubleword, Stack-Pointer Relative).* RV32DC  
and RV64DC.

rs2, uimm(x2).

|     |               |     |     |   |
|-----|---------------|-----|-----|---|
| 15  | 13 12         | 7 6 | 2 1 | 0 |
| 101 | uimm[5:3 8:6] | rs2 | 10  |   |

**c.fsw** rs2', uimm(rs1') $M[x[8+rs1'] + uimm][31:0] = f[8+rs2']$ *(Floating-point Store Word).* RV32FC.

rs2, uimm(rs1),      rs2=8+rs2', rs1=8+rs1'.

|     |           |      |           |      |     |   |
|-----|-----------|------|-----------|------|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4  | 2 1 | 0 |
| 111 | uimm[5:3] | rs1' | uimm[2 6] | rs2' | 00  |   |

**c.fswsp** rs2, uimm(x2) $M[x[2] + uimm][31:0] = f[rs2]$ *(Floating-point Store Word, Stack-Pointer Relative).* RV32FC.

rs2, uimm(x2).

|     |               |     |     |   |
|-----|---------------|-----|-----|---|
| 15  | 13 12         | 7 6 | 2 1 | 0 |
| 111 | uimm[5:2 7:6] | rs2 | 10  |   |

**C.j** offset

pc += sext(offset)

*(Jump).* RV32IC and RV64IC.

x0, offset.

|     |                               |     |   |
|-----|-------------------------------|-----|---|
| 15  | 13 12                         | 2 1 | 0 |
| 101 | offset[11 4 9:8 10 6 7 3:1 5] | 01  |   |

**c.jal** offset

x[1] = pc+2; pc += sext(offset)

*(Jump and Link).* RV32IC.

x1, offset.

|     |                               |     |   |
|-----|-------------------------------|-----|---|
| 15  | 13 12                         | 2 1 | 0 |
| 001 | offset[11 4 9:8 10 6 7 3:1 5] | 01  |   |

**c.jalr** rs1

t = pc+2; pc = x[rs1]; x[1] = t

*(Jump and Link Register).* RV32IC and RV64IC.

x1, 0(rs1).      rs1=x0

|     |    |     |       |     |     |   |
|-----|----|-----|-------|-----|-----|---|
| 15  | 13 | 12  | 11    | 7 6 | 2 1 | 0 |
| 100 | 1  | rs1 | 00000 | 10  |     |   |

**C.jr** rs1 $pc = x[rs1]$ 

(Jump Register). RV32IC and RV64IC.

x0, 0(rs1).      rs1=x0

|     |    |    |     |       |     |   |
|-----|----|----|-----|-------|-----|---|
| 15  | 13 | 12 | 11  | 7 6   | 2 1 | 0 |
| 100 | 0  |    | rs1 | 00000 | 10  |   |

**C.ld** rd', uimm(rs1') $x[8+rd'] = M[x[8+rs1'] + uimm][63:0]$ 

(Load Doubleword). RV64IC.

rd, uimm(rs1),      rd=8+rd', rs1=8+rs1'.

|     |           |      |           |     |     |   |
|-----|-----------|------|-----------|-----|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4 | 2 1 | 0 |
| 011 | uimm[5:3] | rs1' | uimm[7:6] | rd' | 00  |   |

**C.ldsp** rd, uimm(x2) $x[rd] = M[x[2] + uimm][63:0]$ 

(Load Doubleword, Stack-Pointer Relative). RV64IC.

rd, uimm(x2). rd=x0

|     |         |    |    |               |     |   |
|-----|---------|----|----|---------------|-----|---|
| 15  | 13      | 12 | 11 | 7 6           | 2 1 | 0 |
| 011 | uimm[5] |    | rd | uimm[4:3 8:6] | 10  |   |

**C.li** rd, imm $x[rd] = sext(imm)$ 

(Load Immediate). RV32IC and RV64IC.

rd, x0, imm.

|     |        |    |    |          |     |   |
|-----|--------|----|----|----------|-----|---|
| 15  | 13     | 12 | 11 | 7 6      | 2 1 | 0 |
| 010 | imm[5] |    | rd | imm[4:0] | 01  |   |

**C.lui** rd, imm $x[rd] = sext(imm[17:12] << 12)$ 

(Load Upper Immediate). RV32IC and RV64IC.

rd, imm.      rd=x2      imm=0

|     |         |    |    |            |     |   |
|-----|---------|----|----|------------|-----|---|
| 15  | 13      | 12 | 11 | 7 6        | 2 1 | 0 |
| 011 | imm[17] |    | rd | imm[16:12] | 01  |   |

**C.lw** rd', uimm(rs1') $x[8+rd'] = sext(M[x[8+rs1'] + uimm][31:0])$ 

(Load Word). RV32IC and RV64IC.

rd, uimm(rs1),      rd=8+rd', rs1=8+rs1'.

|     |           |      |           |     |     |   |
|-----|-----------|------|-----------|-----|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4 | 2 1 | 0 |
| 010 | uimm[5:3] | rs1' | uimm[2 6] | rd' | 00  |   |

**C.lwsp** rd, uimm(x2) $x[rd] = \text{sext}(M[x[2] + \text{uimm}][31:0])$ 

(Load Word, Stack-Pointer Relative). RV32IC and RV64IC.

rd, uimm(x2). rd=x0

| 15  | 13      | 12 | 11 | 7 6           | 2 1 | 0  |
|-----|---------|----|----|---------------|-----|----|
| 010 | uimm[5] |    | rd | uimm[4:2 7:6] |     | 10 |

**C.mv** rd, rs2 $x[rd] = x[rs2]$ 

(Move). RV32IC and RV64IC.

rd, x0, rs2. rs2=x0

| 15  | 13 | 12 | 11 | 7 6 | 2 1 | 0  |
|-----|----|----|----|-----|-----|----|
| 100 | 0  |    | rd |     | rs2 | 10 |

**C.or** rd', rs2' $x[8+rd'] = x[8+rd'] | x[8+rs2']$ 

(OR). RV32IC and RV64IC.

rd, rd, rs2,      rd=8+rd', rs2=8+rs2'.

| 15     | 10 9 | 7 6 | 5 4  | 2 1 | 0 |
|--------|------|-----|------|-----|---|
| 100011 | rd'  | 10  | rs2' | 01  |   |

**C.sd** rs2', uimm(rs1') $M[x[8+rs1'] + \text{uimm}][63:0] = x[8+rs2']$ 

(Store Doubleword). RV64IC.

rs2, uimm(rs1),      rs2=8+rs2', rs1=8+rs1'.

| 15  | 13 12     | 10 9 | 7 6       | 5 4  | 2 1 | 0 |
|-----|-----------|------|-----------|------|-----|---|
| 111 | uimm[5:3] | rs1' | uimm[7:6] | rs2' | 00  |   |

**C.sdsp** rs2, uimm(x2) $M[x[2] + \text{uimm}][63:0] = x[rs2]$ 

(Store Doubleword, Stack-Pointer Relative). RV64IC.

rs2, uimm(x2).

| 15  | 13 12         | 7 6 | 2 1 | 0  |
|-----|---------------|-----|-----|----|
| 111 | uimm[5:3 8:6] |     | rs2 | 10 |

**C.slli** rd, uimm $x[rd] = x[rd] << \text{uimm}$ 

(Shift Left Logical Immediate). RV32IC and RV64IC.

rd, rd, uimm.

| 15  | 13      | 12 | 11 | 7 6       | 2 1 | 0  |
|-----|---------|----|----|-----------|-----|----|
| 000 | uimm[5] |    | rd | uimm[4:0] |     | 10 |

**C.srai** rd', uimm  $x[8+rd'] = x[8+rd'] \gg_s uimm$

(Shift Right Arithmetic Immediate). RV32IC and RV64IC.

rd, rd, uimm,  $rd=8+rd'$ .

|     |         |    |     |           |     |     |   |
|-----|---------|----|-----|-----------|-----|-----|---|
| 15  | 13      | 12 | 11  | 10 9      | 7 6 | 2 1 | 0 |
| 100 | uimm[5] | 01 | rd' | uimm[4:0] | 01  |     |   |

**C.srl** rd', uimm  $x[8+rd'] = x[8+rd'] \gg_u uimm$

(Shift Right Logical Immediate). RV32IC and RV64IC.

rd, rd, uimm,  $rd=8+rd'$ .

|     |         |    |     |           |     |     |   |
|-----|---------|----|-----|-----------|-----|-----|---|
| 15  | 13      | 12 | 11  | 10 9      | 7 6 | 2 1 | 0 |
| 100 | uimm[5] | 00 | rd' | uimm[4:0] | 01  |     |   |

**C.sub** rd', rs2'  $x[8+rd'] = x[8+rd'] - x[8+rs2']$

(Subtract). RV32IC and RV64IC.

rd, rd, rs2.  $rd=8+rd'$ ,  $rs2=8+rs2'$ .

|        |      |     |      |     |   |
|--------|------|-----|------|-----|---|
| 15     | 10 9 | 7 6 | 5 4  | 2 1 | 0 |
| 100011 | rd'  | 00  | rs2' | 01  |   |

**C.subw** rd', rs2'  $x[8+rd'] = \text{sext}((x[8+rd'] - x[8+rs2']))[31:0]$

(Subtract Word). RV64IC.

rd, rd, rs2.  $rd=8+rd'$ ,  $rs2=8+rs2'$ .

|        |      |     |      |     |   |
|--------|------|-----|------|-----|---|
| 15     | 10 9 | 7 6 | 5 4  | 2 1 | 0 |
| 100111 | rd'  | 00  | rs2' | 01  |   |

**C.SW** rs2', uimm(rs1')  $M[x[8+rs1'] + uimm][31:0] = x[8+rs2']$

(Store Word). RV32IC and RV64IC.

rs2, uimm(rs1),  $rs2=8+rs2'$ ,  $rs1=8+rs1'$ .

|     |           |      |           |      |     |   |
|-----|-----------|------|-----------|------|-----|---|
| 15  | 13 12     | 10 9 | 7 6       | 5 4  | 2 1 | 0 |
| 110 | uimm[5:3] | rs1' | uimm[2 6] | rs2' | 00  |   |

**C.SWSPI** rs2, uimm(x2)  $M[x[2] + uimm][31:0] = x[rs2]$

(Store Word, Stack-Pointer Relative). RV32IC and RV64IC.

rs2, uimm(x2).

|     |               |     |     |    |
|-----|---------------|-----|-----|----|
| 15  | 13 12         | 7 6 | 2 1 | 0  |
| 110 | uimm[5:2 7:6] |     | rs2 | 10 |

**C.XOR** rd', rs2' $x[8+rd'] = x[8+rd'] \wedge x[8+rs2']$ 

(Exclusive-OR). RV32IC and RV64IC.

rd, rd, rs2,       $rd=8+rd'$ ,  $rs2=8+rs2'$ .

|        |      |     |      |     |   |
|--------|------|-----|------|-----|---|
| 15     | 10 9 | 7 6 | 5 4  | 2 1 | 0 |
| 100011 | rd'  | 01  | rs2' | 01  |   |

**call** rd, symbol $x[rd] = pc+8; pc = \&symbol$ 

(Call).

(Pseudoinstruction), RV32I and RV64I.

|                   |         |      |               |
|-------------------|---------|------|---------------|
| $pc+8$            | $x[rd]$ | $pc$ | $symbol$      |
| rd, offsetLo(rd). | rd      | x1.  | rd, offsetHi, |

**CSRR** rd, csr $x[rd] = CSRs[csr]$ 

(Control and Status Register Read).

(Pseudoinstruction), RV32I and

RV64I.

csr                     $x[rd]$                     rd, csr, x0.**CSRC** csr, rs1 $CSRs[csr] \&= \sim x[rs1]$ 

(Control and Status Register Clear).

(Pseudoinstruction), RV32I

and RV64I.

|          |   |       |            |
|----------|---|-------|------------|
| $x[rs1]$ | 1 | $csr$ | $x0, csr,$ |
| rs1.     |   |       |            |

**CSRCI** csr, zimm[4:0] $CSRs[csr] \&= \sim zimm$ 

(Control and Status Register Clear Immediate).

(Pseudoinstruction), RV32I and RV64I.

|                |       |
|----------------|-------|
| 1              | $csr$ |
| x0, csr, zimm. |       |

**CSRRC** rd, csr, rs1 $t = CSRs[csr]; CSRs[csr] = t \& \sim x[rs1]; x[rd] = t$ 

(Control and Status Register Read and Clear). I-type, RV32I and

RV64I.

|         |       |       |          |         |   |
|---------|-------|-------|----------|---------|---|
| $x[rd]$ | $csr$ | $t$   | $x[rs1]$ |         |   |
| 31      | 20 19 | 15 14 | 12 11    | 7 6     | 0 |
| csr     | rs1   | 011   | rd       | 1110011 |   |

**CSrrci** rd, csr, zimm[4:0]  $t = \text{CSRs}[csr]; \text{CSRs}[csr] = t \& \sim zimm; x[rd] = t$   
*(Control and Status Register Read and Clear Immediate).* I-type, RV32I and RV64I.

|            | <i>csr</i> |       | <i>t</i>   | <i>t</i> | <i>zimm</i> |           |       |       |         |   |
|------------|------------|-------|------------|----------|-------------|-----------|-------|-------|---------|---|
| <i>csr</i> | <i>t</i>   | x[rd] | <i>csr</i> | 5        | 31          | 20 19     | 15 14 | 12 11 | 7 6     | 0 |
|            |            | csr   |            |          |             | zimm[4:0] | 111   | rd    | 1110011 |   |

**CSrrs** rd, csr, rs1  $t = \text{CSRs}[csr]; \text{CSRs}[csr] = t \mid x[rs1]; x[rd] = t$   
*(Control and Status Register Read and Set).* I-type, RV32I and RV64I.

|       | <i>csr</i> |     | <i>t</i> | <i>t</i> | x[rs1] | <i>csr</i> | <i>t</i> |
|-------|------------|-----|----------|----------|--------|------------|----------|
| x[rd] | 31         |     | 20 19    | 15 14    | 12 11  | 7 6        | 0        |
|       |            | csr |          | rs1      | 010    | rd         | 1110011  |

**CSrrci** rd, csr, zimm[4:0]  $t = \text{CSRs}[csr]; \text{CSRs}[csr] = t \mid zimm; x[rd] = t$   
*(Control and Status Register Read and Set Immediate).* I-type, RV32I and RV64I.

|            | <i>csr</i> |       | <i>t</i>   | <i>t</i> | <i>zimm</i> |           |       |       |         |   |
|------------|------------|-------|------------|----------|-------------|-----------|-------|-------|---------|---|
| <i>csr</i> | <i>t</i>   | x[rd] | <i>csr</i> | 5        | 31          | 20 19     | 15 14 | 12 11 | 7 6     | 0 |
|            |            | csr   |            |          |             | zimm[4:0] | 110   | rd    | 1110011 |   |

31 20 19 15 14 12 11 7 6 0

31 20 19 15 14 12 11 7 6 0

---

**CSRC**  $csr, rs1$   $CSR_{rs1} \leftarrow CSR_{rs1}$   
*(Control and Status Register Set).* (Pesudoinstruction), RV32I and  
 RV64I.

|          |   |       |            |
|----------|---|-------|------------|
| $x[rs1]$ | 1 | $csr$ | $x0, csr,$ |
|          |   |       | $rs1.$     |

---

**CSRCi**  $csr, zimm[4:0]$   $CSR_{rs1} \leftarrow zimm$   
*(Control and Status Register Set Immediate).* (Pesudoinstruction), RV32I and RV64I.

|  |   |       |                  |
|--|---|-------|------------------|
|  | 1 | $csr$ | $x0, csr, zimm.$ |
|--|---|-------|------------------|

---

**CSRW**  $csr, rs1$   $CSR_{rs1} = x[rs1]$   
*(Control and Status Register Set).* (Pesudoinstruction), RV32I and  
 RV64I.

|          |   |       |            |
|----------|---|-------|------------|
| $x[rs1]$ | 1 | $csr$ | $x0, csr,$ |
|          |   |       | $rs1.$     |

---

**CSRWI**  $csr, zimm[4:0]$   $CSR_{rs1} = zimm$   
*(Control and Status Register Write Immediate).* (Pesudoinstruction), RV32I and RV64I.

|  |       |                  |  |
|--|-------|------------------|--|
|  | $csr$ | $x0, csr, zimm.$ |  |
|--|-------|------------------|--|

---

**div**  $rd, rs1, rs2$   $x[rd] = x[rs1] \quad s x[rs2]$   
*(Divide).* R-type, RV32M and RV64M.

|          |          |       |       |       |         |   |
|----------|----------|-------|-------|-------|---------|---|
| $x[rs1]$ | $x[rs2]$ |       |       |       |         |   |
| $x[rd]$  |          |       |       |       |         |   |
| 31       | 25 24    | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0000001  | rs2      | rs1   | 100   | rd    | 0110011 |   |

---

**divu**  $rd, rs1, rs2$   $x[rd] = x[rs1] \quad u x[rs2]$   
*(Divide, Unsigned).* R-type, RV32M and RV64M.

|          |          |       |       |       |         |   |
|----------|----------|-------|-------|-------|---------|---|
| $x[rs1]$ | $x[rs2]$ |       |       |       |         |   |
| $x[rd]$  |          |       |       |       |         |   |
| 31       | 25 24    | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0000001  | rs2      | rs1   | 101   | rd    | 0110011 |   |

---

**divuw** rd, rs1, rs2  $x[rd] = \text{sext}(x[rs1][31:0] \cup x[rs2][31:0])$

(Divide Word, Unsigned). R-type, RV64M.

|        |    |        |       |
|--------|----|--------|-------|
| x[rs1] | 32 | x[rs2] | 32    |
|        | 32 |        | x[rd] |

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000001 | rs2   | rs1   | 101   | rd    | 0111011 |   |

**divw** rd, rs1, rs2  $x[rd] = \text{sext}(x[rs1][31:0] \cup x[rs2][31:0])$

(Divide Word). R-type, RV64M.

|        |    |        |       |
|--------|----|--------|-------|
| x[rs1] | 32 | x[rs2] | 32    |
|        | 32 |        | x[rd] |

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000001 | rs2   | rs1   | 100   | rd    | 0111011 |   |

**Ebreak**

RaiseException(Breakpoint)

(Environment Breakpoint). I-type, RV32I and RV64I.

| 31            | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------------|-------|-------|-------|---------|---|
| 0000000000001 | 00000 | 000   | 00000 | 1110011 |   |

**ecall**

RaiseException(EnvironmentCall)

(Environment Call). I-type, RV32I and RV64I.

| 31            | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------------|-------|-------|-------|---------|---|
| 0000000000000 | 00000 | 000   | 00000 | 1110011 |   |

**fabs.d** rd, rs1

$f[rd] = |f[rs1]|$

(Floating-point Absolute Value). (Pseudoinstruction), RV32D and RV64D.

|        |       |
|--------|-------|
| f[rs1] | f[rd] |
|--------|-------|

rd, rs1, rs1.

**fabs.s** rd, rs1

$f[rd] = |f[rs1]|$

(Floating-point Absolute Value). (Pseudoinstruction), RV32F and RV64F.

|        |       |
|--------|-------|
| f[rs1] | f[rd] |
|--------|-------|

rd, rs1, rs1.

**fadd.d** rd, rs1, rs2  $f[rd] = f[rs1] + f[rs2]$

(*Floating-point Add, Double-Precision*). R-type, RV32D and RV64D.

f[rs1] f[rs2] f[rd]

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000001 | rs2   | rs1   | rm    | rd    | 1010011 |   |

**fadd.s** rd, rs1, rs2  $f[rd] = f[rs1] + f[rs2]$

(*Floating-point Add, Single-Precision*). R-type, RV32F and RV64F.

f[rs1] f[rs2] f[rd]

| 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0 |
|----|-------|-------|-------|-------|-----|---|
|    |       |       |       |       |     |   |

**fclass.d** rd, rs1, rs2  $x[rd] = \text{classify}_d(f[rs1])$

(*-point Classify, Double-Precision*) R-type, RV RV64D. x[rd] x[rd]

| 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0 |
|----|-------|-------|-------|-------|-----|---|
|    |       |       |       |       |     |   |

**fclass.s** rd, rs1, rs2  $x[rd] = \text{classify}_s(f[rs1])$

(*-point Classify, Single-Precision*) R-type, RV32F and RV64F

|    |       |       |       |       |     |         |
|----|-------|-------|-------|-------|-----|---------|
|    |       |       |       |       |     |         |
|    |       |       |       |       |     |         |
|    |       |       |       |       |     |         |
|    |       |       |       |       |     |         |
| 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
|    |       |       | rs1   | 001   | rd  | 1010011 |

**fcvt.d.l** rd, rs1, rs2

$$f[rd] = f64_{s64}(x[rs1])$$

(Floating-point Convert to Double from Long). R-type, RV64D.

| x[rs1]  | 64    | f[rd] |
|---------|-------|-------|
| 31      | 25 24 | 20 19 |
| 1101001 | 00010 | rs1   |
| 15 14   | 12 11 | 7 6   |
| rm      | rd    | 0     |
| 1010011 |       |       |

**fcvt.d.lu** rd, rs1, rs2

$$f[rd] = f64_{u64}(x[rs1])$$

(Floating-point Convert to Double from Unsigned Long). R-type, RV64D.

| x[rs1]  | 64    | f[rd] |
|---------|-------|-------|
| 31      | 25 24 | 20 19 |
| 1101001 | 00011 | rs1   |
| 15 14   | 12 11 | 7 6   |
| rm      | rd    | 0     |
| 1010011 |       |       |

**fcvt.d.S** rd, rs1, rs2

$$f[rd] = f64_{f32}(f[rs1])$$

(Floating-point Convert to Double from Single). R-type, RV32D and RV64D.

| f[rs1]  | f[rd] |
|---------|-------|
| 31      | 25 24 |
| 0100001 | 00000 |
| 20 19   | rs1   |
| 15 14   | rm    |
| 12 11   | rd    |
| 7 6     | 0     |
| 1010011 |       |

**fcvt.d.W** rd, rs1, rs2

$$f[rd] = f64_{s32}(x[rs1])$$

(Floating-point Convert to Double from Word). R-type, RV32D and RV64D.

| x[rs1]  | 32    | f[rd] |
|---------|-------|-------|
| 31      | 25 24 | 20 19 |
| 1101001 | 00000 | rs1   |
| 15 14   | 12 11 | 7 6   |
| rm      | rd    | 0     |
| 1010011 |       |       |

**fcvt.d.WU** rd, rs1, rs2

$$f[rd] = f64_{u32}(x[rs1])$$

(Floating-point Convert to Double from Unsigned Word). R-type, RV32D and RV64D.

| x[rs1]  | 32    | f[rd] |
|---------|-------|-------|
| 31      | 25 24 | 20 19 |
| 1101001 | 00001 | rs1   |
| 15 14   | 12 11 | 7 6   |
| rm      | rd    | 0     |
| 1010011 |       |       |

**fcvt.l.d** rd, rs1, rs2

$$x[rd] = s64_{f64}(f[rs1])$$

(Floating-point Convert to Long from Double). R-type, RV64D.

| f[rs1]  | 64    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100001 | 00010 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.l.s** rd, rs1, rs2

$$x[rd] = s64_{f32}(f[rs1])$$

(Floating-point Convert to Long from Single). R-type, RV64F.

| f[rs1]  | 64    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100000 | 00010 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.lu.d** rd, rs1, rs2

$$x[rd] = u64_{f64}(f[rs1])$$

(Floating-point Convert to Unsigned Long from Double). R-type, RV64D.

| f[rs1]  | 64    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100001 | 00011 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.lu.s** rd, rs1, rs2

$$x[rd] = u64_{f32}(f[rs1])$$

(Floating-point Convert to Unsigned Long from Single). R-type, RV64F.

| f[rs1]  | 64    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100000 | 00011 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.s.d** rd, rs1, rs2

$$f[rd] = f32_{f64}(f[rs1])$$

(Floating-point Convert to Single from Double). R-type, RV32D and RV64D.

| f[rs1]  | f[rd] |       |       |       |         |   |  |
|---------|-------|-------|-------|-------|---------|---|--|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |  |
| 0100000 | 00001 | rs1   | rm    | rd    | 1010011 |   |  |

**fcvt.s.l** rd, rs1, rs2

$$f[rd] = f_{32s64}(x[rs1])$$

(Floating-point Convert to Single from Long). R-type, RV64F.

| x[rs1]  | 64    | f[rd]   |
|---------|-------|---------|
| 31      | 25 24 | 0       |
| 1101000 | 00010 | 1010011 |

**fcvt.s.lu** rd, rs1, rs2

$$f[rd] = f_{32u64}(x[rs1])$$

(Floating-point Convert to Single from Unsigned Long). R-type, RV64F.

| x[rs1]  | 64    | f[rd]   |
|---------|-------|---------|
| 31      | 25 24 | 0       |
| 1101000 | 00011 | 1010011 |

**fcvt.s.W** rd, rs1, rs2

$$f[rd] = f_{32s32}(x[rs1])$$

(Floating-point Convert to Single from Word). R-type, RV32F and RV64F.

| x[rs1]  | 32    | f[rd]   |
|---------|-------|---------|
| 31      | 25 24 | 0       |
| 1101000 | 00000 | 1010011 |

**fcvt.s.WU** rd, rs1, rs2

$$f[rd] = f_{32u32}(x[rs1])$$

(Floating-point Convert to Single from Unsigned Word). R-type,

RV32F and RV64F.

| x[rs1]  | 32    | f[rd]   |
|---------|-------|---------|
| 31      | 25 24 | 0       |
| 1101000 | 00001 | 1010011 |

**fcvt.w.d** rd, rs1, rs2

$$x[rd] = \text{sext}(\text{s32}_{f64}(f[rs1]))$$

(Floating-point Convert to Word from Double). R-type, RV32D and RV64D.

| f[rs1]  | 32    | x[rd]   |
|---------|-------|---------|
| 31      | 25 24 | 0       |
| 1100001 | 00000 | 1010011 |

**fcvt.wu.d** rd, rs1, rs2

$$x[rd] = \text{sext}(\text{u32}_{f64}(f[rs1]))$$

(*Floating-point Convert to Unsigned Word from Double*). R-type, RV32D and RV64D.

| f[rs1]  | 32    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100001 | 00001 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.w.S** rd, rs1, rs2

$$x[rd] = \text{sext}(\text{s32}_{f32}(f[rs1]))$$

(*Floating-point Convert to Word from Single*). R-type, RV32F and RV64F.

| f[rs1]  | 32    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100000 | 00000 | rs1   | rm    | rd    | 1010011 |   |       |

**fcvt.wu.S** rd, rs1, rs2

$$x[rd] = \text{sext}(\text{u32}_{f32}(f[rs1]))$$

(*Floating-point Convert to Unsigned Word from Single*). R-type, RV32F and RV64F.

| f[rs1]  | 32    |       |       |       |         |   | x[rd] |
|---------|-------|-------|-------|-------|---------|---|-------|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |       |
| 1100000 | 00001 | rs1   | rm    | rd    | 1010011 |   |       |

**fdiv.d** rd, rs1, rs2

$$f[rd] = f[rs1] / f[rs2]$$

(*Floating-point Divide, Double-Precision*). R-type, RV32D and RV64D.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |  |
|---------|--------|-------|-------|-------|---------|---|--|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |  |
| 0001101 | rs2    | rs1   | rm    | rd    | 1010011 |   |  |

**fdiv.S** rd, rs1, rs2

$$f[rd] = f[rs1] / f[rs2]$$

(*Floating-point Divide, Single-Precision*). R-type, RV32F and RV64F.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |  |
|---------|--------|-------|-------|-------|---------|---|--|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |  |
| 0001100 | rs2    | rs1   | rm    | rd    | 1010011 |   |  |

**fence** pred, succ

Fence(pred, succ)

(I/O(Fence Memory and I/O). I-type, RV32I and RV64I.

I/O

I/O

3,2,1 0

r, rw

pred = 0010 succ = 0011

iorw, iorw

| 31   | 28 27 | 24 23 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|------|-------|-------|-------|-------|-------|---------|---|
| 0000 | pred  | succ  | 00000 | 000   | 00000 | 0001111 |   |

**fence.i**

Fence(Store, Fetch)

(Fence Instruction Stream). I-type, RV32I and RV64I.

| 31             | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|----------------|-------|-------|-------|---------|---|
| 00000000000000 | 00000 | 001   | 00000 | 0001111 |   |

**feq.d** rd, rs1, rs2

x[rd] = f[rs1] == f[rs2]

(Floating-point Equals, Double-Precision). R-type, RV32D and RV64D.

f[rs1] f[rs2]

x[rd] 1 0

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 1010001 | rs2   | rs1   | 010   | rd    | 1010011 |   |

**feq.S** rd, rs1, rs2

x[rd] = f[rs1] == f[rs2]

(Floating-point Equals, Single-Precision). R-type, RV32F and RV64F.

f[rs1] f[rs2]

x[rd] 1 0

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 1010000 | rs2   | rs1   | 010   | rd    | 1010011 |   |

**fld** rd, offset(rs1)

f[rd] = M[x[rs1] + sext(offset)][63:0]

(Floating-point Load Doubleword). I-type, RV32D and RV64D.

x[rs1] + sign-extend(offset)

f[rd]

rd, offset; rd, offset(rs1)

| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|--------------|-------|-------|-------|---------|---|
| offset[11:0] | rs1   | 011   | rd    | 0000111 |   |

**fle.d** rd, rs1, rs2

$$x[rd] = f[rs1] \quad f[rs2]$$

(*Floating-point Less Than or Equal, Double-Precision*). R-type, RV32D and RV64D.

| $f[rs1]$ | $f[rs2]$ | $x[rd]$ | 1       |
|----------|----------|---------|---------|
| 0        |          |         |         |
| 31       | 25 24    | 20 19   | 15 14   |
| 1010001  | rs2      | rs1     | 000     |
|          |          |         | rd      |
|          |          |         | 1010011 |

**fle.S** rd, rs1, rs2

$$x[rd] = f[rs1] \quad f[rs2]$$

(*Floating-point Less Than or Equal, Single-Precision*). R-type, RV32F and RV64F.

| $f[rs1]$ | $f[rs2]$ | $x[rd]$ | 1       |
|----------|----------|---------|---------|
| 0        |          |         |         |
| 31       | 25 24    | 20 19   | 15 14   |
| 1010000  | rs2      | rs1     | 000     |
|          |          |         | rd      |
|          |          |         | 1010011 |

**fle.d** rd, rs1, rs2

$$x[rd] = f[rs1] < f[rs2]$$

(*Floating-point Less Than, Double-Precision*). R-type, RV32D and RV64D.

| $f[rs1]$ | $f[rs2]$ | $x[rd]$ | 1       |
|----------|----------|---------|---------|
| 0        |          |         |         |
| 31       | 25 24    | 20 19   | 15 14   |
| 1010001  | rs2      | rs1     | 001     |
|          |          |         | rd      |
|          |          |         | 1010011 |

**fle.S** rd, rs1, rs2

$$x[rd] = f[rs1] < f[rs2]$$

(*Floating-point Less Than, Single-Precision*). R-type, RV32F and RV64F.

| $f[rs1]$ | $f[rs2]$ | $x[rd]$ | 1       |
|----------|----------|---------|---------|
| 0        |          |         |         |
| 31       | 25 24    | 20 19   | 15 14   |
| 1010000  | rs2      | rs1     | 001     |
|          |          |         | rd      |
|          |          |         | 1010011 |

**flw** rd, offset(rs1)

$$f[rd] = M[x[rs1] + \text{sext}(\text{offset})][31:0]$$

(*Floating-point Load Word*). I-type, RV32F and RV64F.

$$x[rs1] + \text{sign-extend}(\text{offset}) \quad f[rd]$$

rd, offset;      rd, offset(rs1)

| 31 | 20 19        | 15 14 | 12 11 | 7 6 | 0       |
|----|--------------|-------|-------|-----|---------|
|    | offset[11:0] | rs1   | 010   | rd  | 0000111 |

**fmadd.d** rd, rs1, rs2, rs3

$$f[rd] = f[rs1] \quad f[rs2] + f[rs3]$$

(*Floating-point Fused Multiply-Add, Double-Precision*). R4-type, RV32D and RV64D.

| f[rs1] | f[rs2] | f[rd] |       |       |       | f[rs3] |         |   |
|--------|--------|-------|-------|-------|-------|--------|---------|---|
| 31     | 27     | 26    | 25 24 | 20 19 | 15 14 | 12 11  | 7 6     | 0 |
| rs3    | 01     | rs2   |       | rs1   | rm    | rd     | 1000011 |   |

**fmadd.S** rd, rs1, rs2, rs3

$$f[rd] = f[rs1] \quad f[rs2] + f[rs3]$$

(*Floating-point Fused Multiply-Add, Single-Precision*). R4-type, RV32F and RV64F.

| f[rs1] | f[rs2] | f[rd] |       |       |       | f[rs3] |         |   |
|--------|--------|-------|-------|-------|-------|--------|---------|---|
| 31     | 27     | 26    | 25 24 | 20 19 | 15 14 | 12 11  | 7 6     | 0 |
| rs3    | 00     | rs2   |       | rs1   | rm    | rd     | 1000011 |   |

**fmax.d** rd, rs1, rs2

$$f[rd] = \max(f[rs1], f[rs2])$$

(*Floating-point Maximum, Double-Precision*). R-type, RV32D and RV64D.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |
|---------|--------|-------|-------|-------|---------|---|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0010101 | rs2    | rs1   | 001   | rd    | 1010011 |   |

**fmax.S** rd, rs1, rs2

$$f[rd] = \max(f[rs1], f[rs2])$$

(*Floating-point Maximum, Single-Precision*). R-type, RV32F and RV64F.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |
|---------|--------|-------|-------|-------|---------|---|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0010100 | rs2    | rs1   | 001   | rd    | 1010011 |   |

**fmin.d** rd, rs1, rs2

$$f[rd] = \min(f[rs1], f[rs2])$$

(*Floating-point Minimum, Double-Precision*). R-type, RV32D and RV64D.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |
|---------|--------|-------|-------|-------|---------|---|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0010101 | rs2    | rs1   | 000   | rd    | 1010011 |   |

**fmin.S** rd, rs1, rs2

$$f[rd] = \min(f[rs1], f[rs2])$$

(Floating-point Minimum, Single-Precision). R-type, RV32F and RV64F.

| f[rs1]  | f[rs2] | f[rd] |       |       |     |         |  |
|---------|--------|-------|-------|-------|-----|---------|--|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |  |
| 0010100 | rs2    | rs1   | 000   | rd    |     | 1010011 |  |

**fmsub.d** rd, rs1, rs2, rs3

$$f[rd] = f[rs1] - f[rs2] - f[rs3]$$

(Floating-point Fused Multiply-Subtract, Double-Precision). R4-type, RV32D and RV64D.

| f[rs1] | f[rs2]      | f[rs3] |       |       |     |         |  |
|--------|-------------|--------|-------|-------|-----|---------|--|
| 31     | 27 26 25 24 | 20 19  | 15 14 | 12 11 | 7 6 | 0       |  |
| rs3    | 01          | rs2    | rs1   | rm    | rd  | 1000111 |  |

**fmsub.s** rd, rs1, rs2, rs3

$$f[rd] = f[rs1] - f[rs2] - f[rs3]$$

(Floating-point Fused Multiply-Subtract, Single-Precision). R4-type, RV32F and RV64F.

| f[rs1] | f[rs2]      | f[rs3] |       |       |     |         |  |
|--------|-------------|--------|-------|-------|-----|---------|--|
| 31     | 27 26 25 24 | 20 19  | 15 14 | 12 11 | 7 6 | 0       |  |
| rs3    | 00          | rs2    | rs1   | rm    | rd  | 1000111 |  |

**fmul.d** rd, rs1, rs2

$$f[rd] = f[rs1] \times f[rs2]$$

(Floating-point Multiply, Double-Precision). R-type, RV32D and RV64D.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |  |
|---------|--------|-------|-------|-------|---------|---|--|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |  |
| 0001001 | rs2    | rs1   | rm    | rd    | 1010011 |   |  |

**fmul.s** rd, rs1, rs2

$$f[rd] = f[rs1] \times f[rs2]$$

(Floating-point Multiply, Single-Precision). R-type, RV32F and RV64F.

| f[rs1]  | f[rs2] | f[rd] |       |       |         |   |  |
|---------|--------|-------|-------|-------|---------|---|--|
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |  |
| 0001000 | rs2    | rs1   | rm    | rd    | 1010011 |   |  |

---

|              |                        |                                       |
|--------------|------------------------|---------------------------------------|
| <b>fmv.d</b> | rd, rs1                | f[rd] = f[rs1]                        |
|              | (Floating-point Move). | (Pseudoinstruction), RV32D and RV64D. |

f[rs1]                                    f[rd]                                    rd, rs1, rs1.

---

|                |  |                      |
|----------------|--|----------------------|
| <b>fmv.d.X</b> | rd, rs1, rs2                                   | f[rd] = x[rs1][63:0] |
|                | (Floating-point Move Doubleword from Integer). | R-type, RV64D.       |

x[rs1]                                    f[rd]

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 1111001 | 00000 | rs1   | 000   | rd    | 1010011 |   |

---

|              |                        |                                       |
|--------------|------------------------|---------------------------------------|
| <b>fmv.s</b> | rd, rs1                | f[rd] = f[rs1]                        |
|              | (Floating-point Move). | (Pseudoinstruction), RV32F and RV64F. |

f[rs1]                                    f[rd]                                    rd, rs1, rs1.

---

|                |  |                          |
|----------------|--|--------------------------|
| <b>fmv.d.X</b> | rd, rs1, rs2                             | f[rd] = x[rs1][31:0]     |
|                | (Floating-point Move Word from Integer). | R-type, RV32F and RV64F. |

x[rs1]                                    f[rd]

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 1111000 | 00000 | rs1   | 000   | rd    | 1010011 |   |

---

|                |  |                      |
|----------------|--|----------------------|
| <b>fmv.x.d</b> | rd, rs1, rs2                                 | x[rd] = f[rs1][63:0] |
|                | (Floating-point Move Doubleword to Integer). | R-type, RV64D.       |

f[rs1]                                    x[rd]

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 1110001 | 00000 | rs1   | 000   | rd    | 1010011 |   |

---

|                |  |                            |
|----------------|--|----------------------------|
| <b>fmv.x.W</b> | rd, rs1, rs2                           | x[rd] = sext(f[rs1][31:0]) |
|                | (Floating-point Move Word to Integer). | R-type, RV32F and RV64F.   |

f[rs1]                                    x[rd]                                    RV64F

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 1110000 | 00000 | rs1   | 000   | rd    | 1010011 |   |

---

---

**fneg.d** rd, rs1                                       $f[rd] = -f[rs1]$   
*(Floating-point Negate).*                              (Pseudoinstruction), RV32D and RV64D.  
f[rs1]    rd, rs1, rs1.

31            27 26 25 24            20 19            15 14            12 11            7 6            0

31            27 26 25 24            20 19            15 14            12 11            7 6            0

31            27 26 25 24            20 19            15 14            12 11            7 6            0

**fnmsub.S** rd, rs1, rs2, rs3  $f[rd] = -f[rs1] f[rs2]+f[rs3]$   
*(Floating-point Fused Negative Multiply-Subtract, Single-Precision).* R4-type, RV32F and RV64F.

|        |        |     |       |       |       |       |         |       |
|--------|--------|-----|-------|-------|-------|-------|---------|-------|
| f[rs1] | f[rs2] |     |       |       |       |       |         |       |
| f[rs3] |        |     |       |       |       |       |         | f[rd] |
| 31     | 27     | 26  | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0     |
| rs3    | 00     | rs2 | rs1   | rm    | rd    | rd    | 1001011 |       |

**frcsr** rd  $x[rd] = \text{CSRs}[fcsr]$   
*(Floating-point Read Control and Status Register).*  
(Pseudoinstruction), RV32F and RV64F.

$x[rd]$       rd, fcsr, x0.

**frflags** rd  $x[rd] = \text{CSRs}[fflags]$   
*(Floating-point Read Exception Flags).*  
(Pseudoinstruction), RV32F and  
RV64F.

$x[rd]$       rd, fflags, x0.

**frrm** rd  $x[rd] = \text{CSRs}[frm]$   
*(Floating-point Read Rounding Mode).*  
(Pseudoinstruction), RV32F and  
RV64F.

$x[rd]$       rd, frm, x0.

**fCSR** rd, rs1  $t = \text{CSRs}[fcsr]; \text{CSRs}[fcsr] = x[rs1]; x[rd] = t$   
*(Floating-point Swap Control and Status Register).*  
(Pseudoinstruction), RV32F and RV64F.

|        |               |       |
|--------|---------------|-------|
| x[rs1] | rd, fcsr, rs1 | x[rd] |
| rd     | x0            |       |

**fsd** rs2, offset(rs1)  $M[x[rs1] + \text{sext}(\text{offset})] = f[rs2][63:0]$   
*(Floating-point Store Doubleword).* S-type, RV32D and RV64D.

f[rs2]      x[rs1] + sign-extend(offset)

rs2, offset;      rs2, offset(rs1)

|              |       |       |       |             |         |   |
|--------------|-------|-------|-------|-------------|---------|---|
| 31           | 25 24 | 20 19 | 15 14 | 12 11       | 7 6     | 0 |
| offset[11:5] | rs2   | rs1   | 011   | offset[4:0] | 0100111 |   |

---

**fsflags** rd, rs1  $t = \text{CSRs}[f\text{flags}]; \text{CSRs}[f\text{flags}] = x[\text{rs1}]; x[\text{rd}] = t$   
*(Floating-point Swap Exception Flags).* (Pseudoinstruction), RV32F  
and RV64F.

|                 |    |       |
|-----------------|----|-------|
| x[rs1]          |    | x[rd] |
| rd, fflags, rs1 | rd | x0    |

---

**fsgnj.d** rd, rs1, rs2  $f[\text{rd}] = \{f[\text{rs2}][63], f[\text{rs1}][62:0]\}$   
*(Floating-point Sign Inject, Double-Precision).* R-type, RV32D and RV64D.

|         |        |       |       |       |     |         |
|---------|--------|-------|-------|-------|-----|---------|
| f[rs1]  | f[rs2] |       |       |       |     |         |
| f[rd]   |        |       |       |       |     |         |
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| 0010001 |        | rs2   | rs1   | 000   | rd  | 1010011 |

---

**fsgnj.s** rd, rs1, rs2  $f[\text{rd}] = \{f[\text{rs2}][31], f[\text{rs1}][30:0]\}$   
*(Floating-point Sign Inject, Single-Precision).* R-type, RV32F and RV64F.

|         |        |       |       |       |     |         |
|---------|--------|-------|-------|-------|-----|---------|
| f[rs1]  | f[rs2] |       |       |       |     |         |
| f[rd]   |        |       |       |       |     |         |
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| 0010000 |        | rs2   | rs1   | 000   | rd  | 1010011 |

---

**fsgnjn.d** rd, rs1, rs2  $f[\text{rd}] = \{\sim f[\text{rs2}][63], f[\text{rs1}][62:0]\}$   
*(Floating-point Sign Inject-Negate, Double-Precision).* R-type, RV32D  
and RV64D.

|         |        |       |       |       |     |         |
|---------|--------|-------|-------|-------|-----|---------|
| f[rs1]  | f[rs2] |       |       |       |     |         |
| f[rd]   |        |       |       |       |     |         |
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| 0010001 |        | rs2   | rs1   | 001   | rd  | 1010011 |

---

**fsgnjn.s** rd, rs1, rs2  $f[\text{rd}] = \{\sim f[\text{rs2}][31], f[\text{rs1}][30:0]\}$   
*(Floating-point Sign Inject-Negate, Single-Precision).* R-type, RV32F  
and RV64F.

|         |        |       |       |       |     |         |
|---------|--------|-------|-------|-------|-----|---------|
| f[rs1]  | f[rs2] |       |       |       |     |         |
| f[rd]   |        |       |       |       |     |         |
| 31      | 25 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| 0010000 |        | rs2   | rs1   | 001   | rd  | 1010011 |

---

**fsgnjx.d** rd, rs1, rs2  $f[rd] = \{f[rs1][63] \wedge f[rs2][63], f[rs1][62:0]\}$

(*Floating-point Sign Inject-XOR, Double-Precision*). R-type, RV32D and RV64D.

| f[rs1]  | f[rs1] | f[rs2] | f[rd] | 31  | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
|---------|--------|--------|-------|-----|-------|-------|-------|-------|-----|---------|
| 0010001 |        | rs2    |       | rs1 |       | 010   |       | rd    |     | 1010011 |

**fsgnjx.S** rd, rs1, rs2  $f[rd] = \{f[rs1][31] \wedge f[rs2][31], f[rs1][30:0]\}$

(*Floating-point Sign Inject-XOR, Single-Precision*). R-type, RV32F and RV64F.

| f[rs1]  | f[rs1] | f[rs2] | f[rd] | 31  | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
|---------|--------|--------|-------|-----|-------|-------|-------|-------|-----|---------|
| 0010000 |        | rs2    |       | rs1 |       | 010   |       | rd    |     | 1010011 |

**fsqrt.d** rd, rs1, rs2  $f[rd] = \overline{E} \overline{wx}$

(*Floating-point Square Root, Double-Precision*). R-type, RV32D and RV64D.

| f[rs1]  | f[rd] | 31    | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0  |  |         |
|---------|-------|-------|-------|-------|-------|-------|-----|----|--|---------|
| 0101101 |       | 00000 |       | rs1   |       | rm    |     | rd |  | 1010011 |

**fsqrt.S** rd, rs1, rs2  $f[rd] = \overline{E} \overline{wx}$

(*Floating-point Square Root, Single-Precision*). R-type, RV32F and RV64F.

| f[rs1]  | f[rd] | 31    | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0  |  |         |
|---------|-------|-------|-------|-------|-------|-------|-----|----|--|---------|
| 0101100 |       | 00000 |       | rs1   |       | rm    |     | rd |  | 1010011 |

**fsrm** rd, rs1  $t = \text{CSRs}[frm]; \text{CSRs}[frm] = x[rs1]; x[rd] = t$

(*Floating-point Swap Rounding Mode*). (Pseudoinstruction), RV32F

and RV64F.

|              |       |
|--------------|-------|
| x[rs1]       | x[rd] |
| rd, frm, rs1 | rd    |
|              | x0    |

**fsub.d** rd, rs1, rs2

$$f[rd] = f[rs1] - f[rs2]$$

(Floating-point Subtract, Double-Precision). R-type, RV32D and RV64D.

f[rs1] f[rs2] f[rd]

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000101 | rs2   | rs1   | rm    | rd    | 1010011 |   |

**fsub.s** rd, rs1, rs2

$$f[rd] = f[rs1] - f[rs2]$$

(Floating-point Subtract, Single-Precision). R-type, RV32F and RV64F.

f[rs1] f[rs2] f[rd]

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000100 | rs2   | rs1   | rm    | rd    | 1010011 |   |

**fsw** rs2, offset(rs1)

$$M[x[rs1] + \text{sext}(\text{offset})] = f[rs2][31:0]$$

(Floating-point Store Word). S-type, RV32F and RV64F.

f[rs2] x[rs1] + sign-extend(offset)

rs2, offset; rs2, offset(rs1)

| 31           | 25 24 | 20 19 | 15 14 | 12 11       | 7 6     | 0 |
|--------------|-------|-------|-------|-------------|---------|---|
| offset[11:5] | rs2   | rs1   | 010   | offset[4:0] | 0100111 |   |

**j** offset

$$pc += \text{sext}(\text{offset})$$

(Jump). (Pseudoinstruction), RV32I and RV64I.

pc offset x0, offset.

**jal** rd, offset

$$x[rd] = pc+4; pc += \text{sext}(\text{offset})$$

(Jump and Link). J-type, RV32I and RV64I.

(pc+4) pc

offset rd

x1

offset; offset

| 31                       | 12 11 | 7 6     | 0 |
|--------------------------|-------|---------|---|
| offset[20 10:1 11 19:12] | rd    | 1101111 |   |

**jalr** rd, offset(rs1)  $t = pc + 4; pc = (x[rs1] + sext(offset)) \& \sim 1; x[rd] = t$   
*(Jump and Link Register).* I-type, RV32I and RV64I.

pc  $x[rs1] + sign-extend(offset)$  0  $pc + 4$   
 $f[rd]$  rd x1  
rs1; rs1

|              |       |       |       |         |   |
|--------------|-------|-------|-------|---------|---|
| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| offset[11:0] | rs1   | 010   | rd    | 1100111 |   |

**jr** rs1  $pc = x[rs1]$   
*(Jump Register).* (Pseudoinstruction), RV32I and RV64I.

pc  $x[rs1]$  x0, 0(rs1)

**la** rd, symbol  $x[rd] = \&symbol$   
*(Load Address).* (Pseudoinstruction), RV32I and RV64I.

symbol  $x[rd]$   
(Global Offset Table) RV32I rd, offsetHi rd  
offsetLo(rd); RV64I rd offsetHi rd, offsetLo(rd) offset  
rd, offsetHi rd, rd, offsetLo

**lb** rd, offset(rs1)  $x[rd] = sext(M[x[rs1] + sext(offset)][7:0])$   
*(Load Byte).* I-type, RV32I and RV64I.

$x[rs1] + sign-extend(offset)$   $x[rd]$

|              |       |       |       |         |   |
|--------------|-------|-------|-------|---------|---|
| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| offset[11:0] | rs1   | 000   | rd    | 0000011 |   |

**lbu** rd, offset(rs1)  $x[rd] = M[x[rs1] + sext(offset)][7:0]$   
*(Load Byte, Unsigned).* I-type, RV32I and RV64I.

$x[rs1] + sign-extend(offset)$   $x[rd]$

|              |       |       |       |         |   |
|--------------|-------|-------|-------|---------|---|
| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| offset[11:0] | rs1   | 100   | rd    | 0000011 |   |

---

**|d** rd, offset(rs1)  $x[rd] = M[x[rs1] + \text{sext}(\text{offset})][63:0]$

(Load Doubleword). I-type, RV32I and RV64I.

$x[rs1] + \text{sign-extend}(\text{offset})$   $x[rd]$

rd, offset; rd, offset(rs1)

|              |       |       |       |     |         |
|--------------|-------|-------|-------|-----|---------|
| 31           | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| offset[11:0] |       | rs1   | 011   | rd  | 0000011 |

---

**|h** rd, offset(rs1)  $x[rd] = \text{sext}(M[x[rs1] + \text{sext}(\text{offset})][15:0])$

(Load Halfword). I-type, RV32I and RV64I.

$x[rs1] + \text{sign-extend}(\text{offset})$   $x[rd]$

|              |       |       |       |     |         |
|--------------|-------|-------|-------|-----|---------|
| 31           | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| offset[11:0] |       | rs1   | 001   | rd  | 0000011 |

---

**|hu** rd, offset(rs1)  $x[rd] = M[x[rs1] + \text{sext}(\text{offset})][15:0]$

(Load Halfword, Unsigned). I-type, RV32I and RV64I.

$x[rs1] + \text{sign-extend}(\text{offset})$   $x[rd]$

|              |       |       |       |     |         |
|--------------|-------|-------|-------|-----|---------|
| 31           | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| offset[11:0] |       | rs1   | 101   | rd  | 0000011 |

---

**|i** rd, immediate  $x[rd] = \text{immediate}$

(Load Immediate). (Pseudoinstruction), RV32I and RV64I.

$x[rd]$  RV32I /

RV64I

---

**|la** rd, symbol  $x[rd] = \&\text{symbol}$

(Load Local Address). (Pseudoinstruction), RV32I and RV64I.

symbol  $x[rd]$  rd, offsetHi rd, rd, offsetLo

---

**|r.d** rd, (rs1)  $x[rd] = \text{LoadReserved64}(M[x[rs1]])$

(Load-Reserved Doubleword). R-type, RV64A.

$x[rs1]$   $x[rd]$

|       |    |    |       |       |       |       |     |         |
|-------|----|----|-------|-------|-------|-------|-----|---------|
| 31    | 27 | 26 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
| 00010 | aq | rl |       | 00000 | rs1   | 011   | rd  | 0101111 |

---

**lrf.W** rd, (rs1)  $x[rd] = \text{LoadReserved32}(M[x[rs1]])$   
*(Load-Reserved Word)*. R-type, RV32A and RV64A.  
 $x[rs1]$   $x[rd]$

| 31    | 27 | 26 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|-------|----|----|-------|-------|-------|-------|---------|---|
| 00010 | aq | rl | 00000 | rs1   | 010   | rd    | 0101111 |   |

**lw** rd, offset(rs1)  $x[rd] = \text{sext}(M[x[rs1] + \text{sext}(\text{offset})][31:0])$   
*(Load Word)*. I-type, RV32I and RV64I.  
 $x[rs1] + \text{sign-extend}(\text{offset})$   $x[rd]$  RV64I

| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|--------------|-------|-------|-------|---------|---|
| offset[11:0] | rs1   | 010   | rd    | 0000011 |   |

**lwu** rd, offset(rs1)  $x[rd] = M[x[rs1] + \text{sext}(\text{offset})][31:0]$   
*(Load Word, Unsigned)*. I-type, RV64I.  
 $x[rs1] + \text{sign-extend}(\text{offset})$   $x[rd]$

| 31           | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|--------------|-------|-------|-------|---------|---|
| offset[11:0] | rs1   | 110   | rd    | 0000011 |   |

**lui** rd, immediate  $x[rd] = \text{sext}(\text{immediate}[31:12] \ll 12)$   
*(Load Upper Immediate)*. U-type, RV32I and RV64I.  
 $20 \quad \text{immediate} \quad 12 \quad 12$   $x[rd]$   
rd, imm

| 31               | 12 11 | 7 6     | 0 |
|------------------|-------|---------|---|
| immediate[31:12] | rd    | 0110111 |   |

**mret**  $\text{ExceptionReturn}(\text{Machine})$   
*(Machine-mode Exception Return)*. R-type, RV32I and RV64I

$pc$   $\text{CSRs[mepc]},$   
 $\text{CSRs[mstatus].MPP}, \text{CSRs[mstatus].MIE}$   $\text{CSRs[mstatus].MPIE},$   
 $\text{CSRs[mstatus].MPIE} \quad 1;$   $\text{CSR [mstatus].MPP} \quad 0$

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0011000 | 00010 | 00000 | 000   | 00000 | 1110011 |   |

---

**mul** rd, rs1, rs2       $\dot{w}$        $wx$        $wx$

(*Multiply*). R-type, RV32M and RV64M.

| x[rs2]  | x[rs1] | x[rd] | 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|--------|-------|----|-------|-------|-------|-------|---------|---|
| 0000001 | rs2    | rs1   |    |       |       | 000   | rd    | 0110011 |   |

---

**mulh** rd, rs1, rs2       $\dot{w}$        $wx$       E       $wx$       S

(*Multiply High*). R-type, RV32M and RV64M.

| x[rs2]  | x[rs1] | 2   | x[rd] | 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|--------|-----|-------|----|-------|-------|-------|-------|---------|---|
| 0000001 | rs2    | rs1 | 001   |    |       |       | 001   | rd    | 0110011 |   |

---

**mulhsu** rd, rs1, rs2       $\dot{w}$        $wx$       E       $wx$       S

(*Multiply High Signed-Unsigned*). R-type, RV32M and RV64M.

| x[rs2]  | x[rs1] | x[rs1] | 2   | x[rs2] | x[rd] | 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|--------|--------|-----|--------|-------|----|-------|-------|-------|-------|---------|---|
| 0000001 | rs2    | rs1    | 010 | 010    | rd    |    |       |       | 010   |       | 0110011 |   |

---

**mulhu** rd, rs1, rs2       $\dot{w}$        $wx$       E       $wx$       S

(*Multiply High Unsigned*). R-type, RV32M and RV64M.

| x[rs2]  | x[rs1] | x[rs1] | x[rs2] | x[rd] | 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|--------|--------|--------|-------|----|-------|-------|-------|-------|---------|---|
| 0000001 | rs2    | rs1    | 011    | 011   |    |       |       | 011   | rd    | 0110011 |   |

---

**mulw** rd, rs1, rs2       $\dot{w}$       x      y       $wx$        $wx$

(*Multiply Word*). R-type, RV64M only.

| x[rs2]  | x[rs1] | 32  | x[rd] | 31 | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|--------|-----|-------|----|-------|-------|-------|-------|---------|---|
| 0000001 | rs2    | rs1 | 000   |    |       |       | 000   | rd    | 0111011 |   |

---

**mv** rd, rs1       $\dot{w}$        $wx$

(*Move*). (Pseudoinstruction), RV32I and RV64I.

| x[rs1] | x[rd] | rd, rs1, 0 |
|--------|-------|------------|
|        |       |            |

---

---

|            |                                       |                 |           |            |
|------------|---------------------------------------|-----------------|-----------|------------|
| <b>neg</b> | $rd, rs_2$                            |                 | $\dot{w}$ | $\dot{w}x$ |
| (Negate).  | (Pseudoinstruction), RV32I and RV64I. |                 |           |            |
| $x[rs_2]$  | $x[rd]$                               | $rd, x_0, rs_2$ |           |            |

---

|                 |                                  |    |           |     |     |            |
|-----------------|----------------------------------|----|-----------|-----|-----|------------|
| <b>negw</b>     | $rd, rs_2$                       |    | $\dot{w}$ | $x$ | $y$ | $\dot{w}x$ |
| (Negate Word).  | (Pseudoinstruction), RV64I only. |    |           |     |     |            |
| $x[rs_2]$       | 2                                | 32 |           |     |     | $x[rd]$    |
| $rd, x_0, rs_2$ |                                  |    |           |     |     |            |

---

|                 |                                       |               |  |  |  |  |
|-----------------|---------------------------------------|---------------|--|--|--|--|
| <b>nop</b>      |                                       |               |  |  |  |  |
| (No operation). | (Pseudoinstruction), RV32I and RV64I. |               |  |  |  |  |
| $pc$            |                                       | $x_0, x_0, 0$ |  |  |  |  |

---

|            |                                       |         |                |            |
|------------|---------------------------------------|---------|----------------|------------|
| <b>not</b> | $rd, rs_1$                            |         | $\dot{w}$      | $\dot{w}x$ |
| (NOT).     | (Pseudoinstruction), RV32I and RV64I. |         |                |            |
| $x[rs_1]$  | 1                                     | $x[rd]$ | $rd, rs_1, -1$ |            |

---

|            |                          |         |           |            |         |
|------------|--------------------------|---------|-----------|------------|---------|
| <b>or</b>  | $rd, rs_1, rs_2$         |         | $\dot{w}$ | $\dot{w}x$ | EE      |
| (OR).      | R-type, RV32I and RV64I. |         |           |            |         |
| $x[rs_1]$  | $x[rs_2]$                | $x[rd]$ |           |            |         |
| $rd, rs_2$ |                          |         |           |            |         |
| 31         | 25 24                    | 20 19   | 15 14     | 12 11      | 7 6     |
| 0000000    | rs2                      | rs1     | 110       | rd         | 0110011 |

---

|                 |                              |         |           |            |                 |             |
|-----------------|------------------------------|---------|-----------|------------|-----------------|-------------|
| <b>ori</b>      | $rd, rs_1, \text{immediate}$ |         | $\dot{w}$ | $\dot{w}x$ | EE <sub>x</sub> | y rr r if y |
| (OR Immediate). | R-type, RV32I and RV64I.     |         |           |            |                 |             |
| $x[rs_1]$       | $\text{immediate}$           | $x[rd]$ |           |            |                 |             |
| $rd, rs_2$      |                              |         |           |            |                 |             |
| 31              | 25 24                        | 20 19   | 15 14     | 12 11      | 7 6             | 0           |
| Immediate[11:0] | rs2                          | rs1     | 110       | rd         | 0010011         |             |

---

|                       |                                       |  |           |         |
|-----------------------|---------------------------------------|--|-----------|---------|
| <b>rdcycle</b>        | $rd$                                  |  | $\dot{w}$ | X X h h |
| (Read Cycle Counter). | (Pseudoinstruction), RV32I and RV64I. |  |           |         |
| $x[rd]$               | $rd, \text{cycle}, x_0$               |  |           |         |

---

---

**rdcycleh** <sub>rd</sub>

(*Read Cycle Counte High*). (Pseudoinstruction), RV32I only.

|    |       |                |
|----|-------|----------------|
| 32 | x[rd] | rd, cycleh, x0 |
|----|-------|----------------|

**w** X x h h m

---

**rdinstret** <sub>rd</sub>

(*Read Instruction-Retired Counter*). (Pseudoinstruction), RV32I and RV64I.

|       |                 |
|-------|-----------------|
| x[rd] | rd, instret, x0 |
|-------|-----------------|

**w** X x rs xywy

---

**rdinstreth** <sub>rd</sub>

(*Read Instruction-Retired Counter High*). (Pseudoinstruction), RV32I only.

|    |       |                  |
|----|-------|------------------|
| 32 | x[rd] | rd, instreth, x0 |
|----|-------|------------------|

**w** X x rs xywym

---

**rdtime** <sub>rd</sub>

(*Read Time*). (Pseudoinstruction), RV32I and RV64I.

|       |              |
|-------|--------------|
| x[rd] | rd, time, x0 |
|-------|--------------|

**w** X x yr

---

**rdtimeh** <sub>rd</sub>

(*Read Time High*). (Pseudoinstruction), RV32I only.

|    |       |               |
|----|-------|---------------|
| 32 | x[rd] | rd, timeh, x0 |
|----|-------|---------------|

**w** X x yr m

---

**rem** <sub>rd, rs1, rs2</sub>

(*Remainder*). R-type, RV32M and RV64M.

|        |        |         |       |       |       |     |
|--------|--------|---------|-------|-------|-------|-----|
| x[rs1] | x[rs2] | 0       | 2     |       | x[rd] |     |
| 31     |        | 25 24   | 20 19 | 15 14 | 12 11 | 7 6 |
|        |        | 0000001 | rs2   | rs1   | 110   | rd  |

**w** wx E E wx

---

**remu** <sub>rd, rs1, rs2</sub>

(*Remainder, Unsigned*). R-type, RV32M and RV64M.

|        |        |         |       |       |       |     |
|--------|--------|---------|-------|-------|-------|-----|
| x[rs1] | x[rs2] | 0       |       | x[rd] |       |     |
| 31     |        | 25 24   | 20 19 | 15 14 | 12 11 | 7 6 |
|        |        | 0000001 | rs2   | rs1   | 111   | rd  |

**w** wx E E wx

---

---

**remuw** rd, rs1, rs2                            EEE **w** x y **wx**            E E **wx**

(*Remainder Word, Unsigned*). R-type, RV64M only.

x[rs1]      32            x[rs2]      32            0

x[rd]

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000001 | rs2   | rs1   | 111   | rd    | 0111011 |   |

---

**remw** rd, rs1, rs2                            EE **w** x y **wx**            E E **wx**

(*Remainder Word*). R-type, RV64M only.

x[rs1]      32            x[rs2]      32            0

x[rd]

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000001 | rs2   | rs1   | 110   | rd    | 0111011 |   |

---

**ret**

Euh

(*Return*).                                    (Pseudoinstruction), RV32I and RV64I.

x0, 0(x1)

---

**sb** rs2, offset(rs1)                            R **wx** x y t x y **wx** E

(*Store Byte*). S-type, RV32I and RV64I.

x[rs2]    x[rs1]+sign-extend(offset)

| 31           | 25 24 | 20 19 | 15 14 | 12 11       | 7 6     | 0 |
|--------------|-------|-------|-------|-------------|---------|---|
| offset[11:5] | rs2   | rs1   | 000   | offset[4:0] | 0100011 |   |

---

**sc.d** rd, rs2, (rs1)

**w** Xyt w tsintsf R **wx** **wx**

(*Store-Conditional Doubleword*). R-type, RV64A only.

x[rs1]    x[rs2]

x[rd]      0    0

| 31    | 27 | 26 | 25 | 24  | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|-------|----|----|----|-----|-------|-------|-------|---------|---|
| 00011 | aq | rl |    | rs2 | rs1   | 011   | rd    | 0101111 |   |

**SC.W** rd, rs2, (rs1)  $\dot{w}$  Xyt w tsi nyts f R  $\dot{wx}$   $\dot{wx}$

(*Store-Conditional Word*). R-type, RV32A and RV64A.

|        |        |   |
|--------|--------|---|
| x[rs1] | x[rs2] | 4 |
| x[rd]  | 0      | 0 |

| 31    | 27 | 26 | 25 | 24  | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
|-------|----|----|----|-----|-------|-------|-------|-----|---------|
| 00011 | aq | rl |    | rs2 | rs1   | 010   | rd    |     | 0101111 |

**sd** rs2, offset(rs1) R  $\dot{wx}$  x y t x y  $\dot{wx}$

(*Store Doubleword*). S-type, RV64I only.

|              |                            |  |
|--------------|----------------------------|--|
| x[rs2]       | x[rs1]+sign-extend(offset) |  |
| rs2, offset; | rs2, offset(rs1)           |  |

| 31           | 25 24 | 20 19 | 15 14 | 12 11       | 7 6 | 0       |
|--------------|-------|-------|-------|-------------|-----|---------|
| offset[11:5] | rs2   | rs1   | 011   | offset[4:0] |     | 0100011 |

**seqz** rd, rs1  $\dot{w}$   $\dot{wx}$

(*Set if Equal to Zero*). (Pseudoinstruction), RV32I and RV64I.

|        |   |       |   |   |            |
|--------|---|-------|---|---|------------|
| x[rs1] | 0 | x[rd] | 1 | 0 | rd, rs1, 1 |
|--------|---|-------|---|---|------------|

**sext.w** rd, rs1  $\dot{w}$  x y  $\dot{wx}$

(*Sign-extend Word*). (Pseudoinstruction), RV64I only.

|        |    |       |            |
|--------|----|-------|------------|
| x[rs1] | 32 | x[rd] | rd, rs1, 0 |
|--------|----|-------|------------|

**sfence.vma** rs1, rs2 s h Xyt w Fi i wxx wfs xfyts

(*Fence Virtual Memory*). R-type, RV32I and RV64I

rs2=0

|        |       |        |
|--------|-------|--------|
| x[rs2] | rs1=0 | x[rs1] |
|--------|-------|--------|

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6 | 0       |
|---------|-------|-------|-------|-------|-----|---------|
| 0001001 | rs2   | rs1   | 000   | 00000 |     | 1110011 |

**sgtz** rd, rs2  $\dot{w}$   $\dot{wx}$

(*Set if Greater Than Zero*). (Pseudoinstruction), RV32I and RV64I.

|        |   |       |   |   |             |
|--------|---|-------|---|---|-------------|
| x[rs2] | 0 | x[rd] | 1 | 0 | rd, x0, rs2 |
|--------|---|-------|---|---|-------------|

**sh** rs2, offset(rs1) R **wx** x y t x y **wx**

(Store Halfword). S-type, RV32I and RV64I.

|              |       |                            |       |             |         |   |  |
|--------------|-------|----------------------------|-------|-------------|---------|---|--|
| x[rs2]       | 2     | x[rs1]+sign-extend(offset) |       |             |         |   |  |
| 31           | 25 24 | 20 19                      | 15 14 | 12 11       | 7 6     | 0 |  |
| offset[11:5] | rs2   | rs1                        | 001   | offset[4:0] | 0100011 |   |  |

**SW** rs2, offset(rs1) R **wx** x y t x y **wx**

(Store Word). S-type, RV32I and RV64I.

|              |       |                            |       |             |         |   |  |
|--------------|-------|----------------------------|-------|-------------|---------|---|--|
| x[rs2]       | 4     | x[rs1]+sign-extend(offset) |       |             |         |   |  |
| 31           | 25 24 | 20 19                      | 15 14 | 12 11       | 7 6     | 0 |  |
| offset[11:5] | rs2   | rs1                        | 010   | offset[4:0] | 0100011 |   |  |

**Sll** rd, rs1, rs2 **w** **wx** **wx**

(Shift Left Logical). R-type, RV32I and RV64I.

|         |        |       |       |        |         |
|---------|--------|-------|-------|--------|---------|
| x[rs1]  | x[rs2] | 0     | x[rd] | x[rs2] | 5       |
| RV64I   | 6      |       |       |        |         |
| 31      | 25 24  | 20 19 | 15 14 | 12 11  | 7 6     |
| 0000000 | rs2    | rs1   | 001   | rd     | 0110011 |

**Slli** rd, rs1, shamt **w** **wx** **xmf r y**

(Shift Left Logical Immediate). I-type, RV32I and RV64I.

x[rs1] shamt 0 x[rd] RV32I shamt[5]=0

rd, shamt

|        |       |       |       |       |         |   |
|--------|-------|-------|-------|-------|---------|---|
| 31     | 26 25 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 000000 | shamt | rs1   | 001   | rd    | 0010011 |   |

**Slliw** rd, rs1, shamt **w** **x y wx** **xmf r y**

(Shift Left Logical Word Immediate). I-type, RV64I only.

|        |            |       |         |
|--------|------------|-------|---------|
| x[rs1] | shamt      | 0     | 32      |
| x[rd]  | shamt[5]=0 |       |         |
| 31     | 26 25      | 20 19 | 15 14   |
| 000000 | shamt      | rs1   | 001     |
|        |            | rd    | 0011011 |
|        |            |       | 0       |

**Sllw** rd, rs1, rs2

w̄ x̄ ȳ w̄x̄

(Shift Left Logical Word). R-type, RV64I only.

|         |        |        |       |       |         |   |
|---------|--------|--------|-------|-------|---------|---|
| x[rs1]  | 32     | x[rs2] |       | 0     |         |   |
| x[rd]   | x[rs2] | 5      |       |       |         |   |
| 31      | 25 24  | 20 19  | 15 14 | 12 11 | 7 6     | 0 |
| 0000000 | rs2    | rs1    | 001   | rd    | 0111011 |   |

**Slt** rd, rs1, rs2

Ē w̄ w̄x̄ w̄x̄

(Set if Less Than). R-type, RV32I and RV64I.

|         |        |        |       |       |         |   |
|---------|--------|--------|-------|-------|---------|---|
| x[rs1]  | x[rs2] | x[rs1] | x[rd] | 1     | 0       |   |
| 31      | 25 24  | 20 19  | 15 14 | 12 11 | 7 6     | 0 |
| 0000000 | rs2    | rs1    | 010   | rd    | 0110011 |   |

**Slti** rd, rs1, immediate

w̄ w̄x̄ x̄ ȳ rr̄ r̄ ī ffȳ

(Set if Less Than Immediate). I-type, RV32I and RV64I.

|                 |           |        |       |     |         |  |
|-----------------|-----------|--------|-------|-----|---------|--|
| x[rs1]          | immediate | x[rs1] | x[rd] | 1   | 0       |  |
| 31              | 20 19     | 15 14  | 12 11 | 7 6 | 0       |  |
| immediate[11:0] |           | rs1    | 010   | rd  | 0010011 |  |

**Sltiu** rd, rs1, immediate

w̄ w̄x̄ x̄ ȳ rr̄ r̄ ī ffȳ

(Set if Less Than Immediate, Unsigned). I-type, RV32I and RV64I.

|                 |           |        |       |     |         |  |
|-----------------|-----------|--------|-------|-----|---------|--|
| x[rs1]          | immediate | x[rs1] | x[rd] |     |         |  |
| 1               | 0         |        |       |     |         |  |
| 31              | 20 19     | 15 14  | 12 11 | 7 6 | 0       |  |
| immediate[11:0] |           | rs1    | 011   | rd  | 0010011 |  |

**Sltu** rd, rs1, rs2

w̄ w̄x̄

(Set if Less Than, Unsigned). R-type, RV32I and RV64I.

|         |        |        |       |       |         |   |
|---------|--------|--------|-------|-------|---------|---|
| x[rs1]  | x[rs2] | x[rs1] | x[rd] | 1     | 0       |   |
| 31      | 25 24  | 20 19  | 15 14 | 12 11 | 7 6     | 0 |
| 0000000 | rs2    | rs1    | 011   | rd    | 0110011 |   |

---

|             |            |                             |   |   |          |                                       |
|-------------|------------|-----------------------------|---|---|----------|---------------------------------------|
| <b>sltz</b> | $rd, rs_1$ |                             |   |   | <b>w</b> | <b>wx</b>                             |
|             |            | (Set if Less Than to Zero). |   |   |          |                                       |
| x[rs1]      | 0          | x[rd]                       | 1 | 0 |          | (Pseudoinstruction), RV32I and RV64I. |

---

|             |            |                             |   |   |          |                                       |
|-------------|------------|-----------------------------|---|---|----------|---------------------------------------|
| <b>snez</b> | $rd, rs_2$ |                             |   |   | <b>w</b> | <b>wx</b>                             |
|             |            | (Set if Not Equal to Zero). |   |   |          |                                       |
| x[rs1]      | 0          | x[rd]                       | 1 | 0 |          | (Pseudoinstruction), RV32I and RV64I. |

---

|            |                  |                           |                          |              |          |           |           |
|------------|------------------|---------------------------|--------------------------|--------------|----------|-----------|-----------|
| <b>sra</b> | $rd, rs_1, rs_2$ |                           |                          |              | <b>w</b> | <b>wx</b> | <b>wx</b> |
|            |                  | (Shift Right Arithmetic). | R-type, RV32I and RV64I. |              |          |           |           |
| x[rs1]     | x[rs2]           | x[rs1]                    |                          | x[rd] x[rs2] |          |           |           |
| RV64I      | 6                |                           |                          |              |          |           | 5         |
| 31         | 25 24            | 20 19                     | 15 14                    | 12 11        | 7 6      |           | 0         |
| 0100000    | rs2              | rs1                       | 101                      | rd           | 0110011  |           |           |

---

|             |                   |                                     |                          |       |          |           |                |
|-------------|-------------------|-------------------------------------|--------------------------|-------|----------|-----------|----------------|
| <b>srai</b> | $rd, rs_1, shamt$ |                                     |                          |       | <b>w</b> | <b>wx</b> | <b>xmf r y</b> |
|             |                   | (Shift Right Arithmetic Immediate). | I-type, RV32I and RV64I. |       |          |           |                |
| x[rs1]      | shamt             | x[rs1]                              |                          | x[rd] |          |           |                |
| shamt[5]=0  |                   |                                     |                          |       |          |           | RV32I          |
|             | rd, shamt         |                                     |                          |       |          |           |                |
| 31          | 26 25             | 20 19                               | 15 14                    | 12 11 | 7 6      |           |                |
| 010000      | shamt             | rs1                                 | 101                      | rd    | 0010011  |           |                |

---

|              |                   |  |                     |       |          |            |           |                |
|--------------|-------------------|--|---------------------|-------|----------|------------|-----------|----------------|
| <b>sraiw</b> | $rd, rs_1, shamt$ |  |                     |       | <b>w</b> | <b>x y</b> | <b>wx</b> | <b>xnf r y</b> |
|              |                   | (Shift Right Arithmetic Word Immediate). | I-type, RV64I only. |       |          |            |           |                |
| x[rs1]       | 32                | shamt                                    | x[rs1][31]          |       |          |            |           |                |
| x[rd]        | shamt[5]=0        |  |                     |       |          |            |           | RV64I          |
|              | rd, shamt         |  |                     |       |          |            |           |                |
| 31           | 26 25             | 20 19                                    | 15 14               | 12 11 | 7 6      |            |           |                |
| 010000       | shamt             | rs1                                      | 101                 | rd    | 0011011  |            |           |                |

---

**sraw** rd, rs1, rs2

w x y w x E

(Shift Right Arithmetic Word). R-type, RV64I only.

x[rs1] 32 x[rs2] x[rs1][31]

x[rd] x[rs2] 5

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0100000 | rs2   | rs1   | 101   | rd    | 0111011 |   |

**sret**

h u y t s y w X u w r t w

(Supervisor-mode Exception Return). R-type, RV32I and RV64I

pc CSRs[spec] CSRs[sstatus].SPP

CSRs[sstatus].SIE CSRs[sstatus].SPIE CSRs[sstatus].SPIE 1 CSRs[sstatus].spp 0

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0001000 | 00010 | 00000 | 000   | 00000 | 1110011 |   |

**srl** rd, rs1, rs2

w w x

(Shift Right Logical). R-type, RV32I and RV64I.

x[rs1] x[rs2] 0 x[rd] x[rs2] 5

RV64I 6

|         |       |       |       |       |         |   |
|---------|-------|-------|-------|-------|---------|---|
| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 0000000 | rs2   | rs1   | 101   | rd    | 0110011 |   |

**srli** rd, rs1, shamt

w w xnf r y

(Shift Right Logical Immediate). I-type, RV32I and RV64I.

x[rs1] shamt 0 x[rd] RV32I shamt[5]=0

rd, shamt

|        |       |       |       |       |         |   |
|--------|-------|-------|-------|-------|---------|---|
| 31     | 26 25 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 000000 | shamt | rs1   | 101   | rd    | 0010011 |   |

**srliw** rd, rs1, shamt

w x y w xnf r y

(Shift Right Logical Word Immediate). I-type, RV64I only.

x[rs1] shamt 0 32

x[rd] shamt[5]=0

|        |       |       |       |       |         |   |
|--------|-------|-------|-------|-------|---------|---|
| 31     | 26 25 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
| 000000 | shamt | rs1   | 101   | rd    | 0011011 |   |

---

|  |              |          |       |       |           |   |
|--|--------------|----------|-------|-------|-----------|---|
| <b>srlw</b>  | rd, rs1, rs2 | <b>w</b> | x     | y     | <b>wx</b> |   |
| <i>(Shift Right Logical Word). R-type, RV64I only.</i> |              |          |       |       |           |   |
| x[rs1]   | 32           | x[rs2]   |       | 0     |           |   |
| x[rd]  | x[rs2]       | 5        |       |       |           |   |
| 31   | 25 24        | 20 19    | 15 14 | 12 11 | 7 6       | 0 |
| 0000000  | rs2          | rs1      | 101   | rd    | 0111011   |   |

---

|  |              |          |           |           |
|--|--------------|----------|-----------|-----------|
| <b>sub</b>                                   | rd, rs1, rs2 | <b>w</b> | <b>wx</b> | <b>wx</b> |
| <i>(Substract). R-type, RV32I and RV64I.</i> |              |          |           |           |
| x[rs1]                                       | x[rs2]       | x[rd]    |           |           |
|  | rd, rs2      |          |           |           |
| 31   | 25 24        | 20 19    | 15 14     | 12 11     |
| 0100000                                      | rs2          | rs1      | 000       | rd        |
|  |              |          |           | 0110011   |

---

|  |              |          |       |       |           |           |
|--|--------------|----------|-------|-------|-----------|-----------|
| <b>subw</b>                                  | rd, rs1, rs2 | <b>w</b> | x     | y     | <b>wx</b> | <b>wx</b> |
| <i>(Substract Word). R-type, RV64I only.</i> |              |          |       |       |           |           |
| x[rs1]                                       | x[rs2]       | 32       | x[rd] |       |           |           |
|  | rd, rs2      |          |       |       |           |           |
| 31   | 25 24        | 20 19    | 15 14 | 12 11 | 7 6       | 0         |
| 0100000                                      | rs2          | rs1      | 000   | rd    | 0111011   |           |

---

|   |        |      |              |                  |          |
|---|--------|------|--------------|------------------|----------|
| <b>tail</b>   | symbol | uh   | x r gt       | htgg             | <b>w</b> |
| <i>(Tail call). (Pseudoinstruction), RV32I and RV64I.</i> |        |      |              |                  |          |
| pc  | symbol | x[6] | x6, offsetHi | x0, offsetLo(x6) |          |

---

|  |       |       |       |       |         |    |
|--|-------|-------|-------|-------|---------|----|
| <b>wfi</b>   | mm    | Est   | Ny    | wwuy  | sinl    | Fi |
| <i>(Wait for Interrupt). R-type, RV32I and RV64I</i> |       |       |       |       |         |    |
| 31   | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0  |
| 0001000  | 00101 | 00000 | 000   | 00000 | 1110011 |    |

---

**XOR** rd, rs1, rs2

w x E E w x

(Exclusive-OR). R-type, RV32I and RV64I.

x[rs1] x[rs2] x[rd]

rd, rs2

| 31      | 25 24 | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|---------|-------|-------|-------|-------|---------|---|
| 0000000 | rs2   | rs1   | 100   | rd    | 0110011 |   |

**XORI** rd, rs1, immediate

w x E E x y rr r ify

(Exclusive-OR Immediate). I-type, RV32I and RV64I.

x[rs1] immediate x[rd]

rd, rs2

| 31              | 20 19 | 15 14 | 12 11 | 7 6     | 0 |
|-----------------|-------|-------|-------|---------|---|
| immediate[11:0] | rs1   | 100   | rd    | 0010011 |   |