




FPGA INT 1V0

VCC1V0->VCC1V8->VCC1V5->VCC3V3




PS_VCCDDR:1.5V



ADM7150ARDZ-5.0



KINTEX 7 WORK CONDITIONS	
1	VCCINT 1.0V
2	VCCAUX 1.8V
3	VCCO 1.35V-3.3V
4	VCCBAT 1.0V-1.8V, if not used to GND or VCCAUX
5	VCCAUX_IO 1.8V (DEFAULT) 2.0V (PERFORMANCE)
6	MGTAVCC 1.0V
7	MGTAVTT 1.2V
8	MGTAVTTCAL 1.2V
9	MGTAVCCAUX 1.8V
10	VCCSRAM 1.0V
11	VCCADC 1.8V
12	VCCREFP 1.25V

PS_VCCPAUX:1.8V



$$V_{out} = 0.765 * (1 + R1/R2), R2=22.1K$$


PS_VCCMIO:3.3V








ADM7150ARDZ-3.3







EXTERNAL SAMPLE CLOCK INPUT






初始工作时钟



ADC 1.3V




CFGVBVS:
0-1.8V or 1.5 V (include bank14 & bank 15).
1-2.5V or 3.3V (include bank 14 & bank 15)




(DTR1, DTR2), (1-4) (5-8)
00:ISA2 A2A
01:ISA2 A2B
10:ISA2 A2B
11:ISA2 B2A


LEDS&RESET




KINTREX 7 WORK CONDITIONS	
1	VDD1V1 1.0V
2	VDD1V2 1.8V
3	VDD1 1.35V-3.3V
4	VDD1V3 1.0V-1.8V (if not used to GND or VDD1V2)
5	VDD1V4 1.8V (DEFAULT) 2.0V (PERFORMANCE)
6	REFVDD1 1.0V
7	REFVDD2 1.2V
8	REFVDD3 1.2V
9	REFVDD4 1.8V
10	VDD1V5 1.0V
11	VDD1V6 1.8V
12	VDD1V7 1.2V



对外RS422通信端口 (发送)



对外RS422通信端口 (接收)



功放检测 (F)




功放检测 (B)



温度传感器




测试接口, 2.0mm 排针










05 FPGA DDR3 SDRAM INTERFACE SECTION



DDR3 POWER CONFIG





Place near DDR3 pin.






SD CARD

[P7] SDIO_DATA0_LS << SDIO_DATA0_LS
[P7] SDIO_DATA1_LS << SDIO_DATA1_LS
[P7] SDIO_DATA2_LS << SDIO_DATA2_LS
[P7] SDIO_CD_DATA3_LS << SDIO_CD_DATA3_LS
[P7] SDIO_CMD_LS << SDIO_CMD_LS
[P7] SDIO_CLK_LS << SDIO_CLK_LS
[P7] SDIO_SDDET << SDIO_SDDET
[P7] SDIO_SDWP << SDIO_SDWP




EMMC_CLK << EMMC_CLK [P7]
EMMC_CMD << EMMC_CMD [P7]
EMMC_D3 << EMMC_D3 [P7]
EMMC_D2 << EMMC_D2 [P7]
EMMC_D1 << EMMC_D1 [P7]
EMMC_D0 << EMMC_D0 [P7]
EMMC_RESET << EMMC_RESET [P7]








Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Wednesday, July 01, 2020	Sheet 10 of 12

J1



J30J-37ZKW-J



Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Tuesday, August 08, 2023	Sheet	11 of 12

修改记录:

- 2020-03-08

1. 完善原理图，硬件原理图绘制完毕。
- 2020-03-09

1. 完善原理图，增加以太网接口。
- 2020-03-20

1. 修改原理图，修改9361电源独立供电

2. 修改原理图，百兆网口修改为千兆网口

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Wednesday, July 01, 2020		Sheet 12 of 12