







01 FPGA POWER SECTION










1	VCCINT	1.0V
2	VCCAUX	1.8V
3	ACCO	1.35V~3.3V
4	VCCBAT	1.0V~1.8V,if not used to GND or VCCAUX
5	VCCAUX_IO	1.8V(DEFAULT) 2.0V(PEFORMANCE)
6	MGTAVCC	1.0V
7	MGTAVTT	1.2V
8	MGTAVTTRCAL	1.2V
9	MGTVCCAUX	1.8V
10	VCCBRAM	1.0V
11	VCCADC	1.8V
12	VCCREFP	1.25V











DECOUPLE CAPS










CFGBVS: 0-1.8V or 1.5 V (include bank14 && bank 15). 1-2.5V or 3.3V (include bank 14 && bank 15)

ZYNQ7000 (030,045) WORK CONDITIONS


	ZING/000 (030,045) WORK CONDITIONS			
-	1	VCCPINT	1.0V	
PS	2			
	_	VCCPAUX	1.8V	
	3	VCCPLL	1.8V	
	4	VCCODDR	1.14~1.89	
	5	VCCMIO	1.71~3.465	
	6	VPIN	VCCODDR+0.2V VCCMIO+0.2V	
PL	7	VCCINT	1.0V	
	8	VCCBRAM	1.0V	
	9	VCCAUX	1.8V	
	10	ACCO	1.1~1.89(HP) 1.1~3.45(HR)	
	11	VCCAUX_IO	1.8 (NORMAL) 2.0 (PERFORMANCE)	
	12	VCCBAT	0~1.8V(NOT USED TO GND)	
	13	MGTAVCC	1.0V	
	14	MGTAVTT	1.2V	
	15	MGTAVTTRCAL	1.2V	
	16	MGTVCCAUX	1.8V	
	17	VCCADC	1.8V	
	18	VCCREFP	1.25V	











05 FPGA DDR3 SDRAM INTERFACE SECTION

