This XML file does not appear to have any style information associated with it. The document tree is shown below.

```
-<root>
 -<simulation>
     <result generated time/>
     2020-08-17 20:07:14
   -<laver>
       <layer spec/>
       {'B': 1, 'K': 384, 'C': 192, 'OY': 13, 'OX': 13, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3,
       'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1}
       <total_MAC_operation/>
       112140288
       <total_data_size_element/>
       {'W': 663552, 'I': 43200, 'O': 64896}
       <total data reuse/>
       {'W': 169, 'I': 2595.84, 'O': 1728}
     </laver>
   -<search engine>
     -<mem hierarchy_search>
         <mode/>
        exhaustive search
         <area constraint/>
        3.5e6
         <area_utilization_threshold/>
         \geq 0.75
         <consecutive memory level size ratio/>
        ≥ 8
         <max inner PE mem size bit/>
        3000
         <max inner PE mem level/>
         <max_outer_PE_mem_level/>
         <mem_scheme_index/>
        6/8
       </mem hierarchy search>
     -<spatial mapping search>
        <mode/>
        heuristic search v2
         <spatial utilization threshold/>
```

```
0.9
     <unrolling scheme index/>
     5/5
   </spatial mapping search>
 -<temporal mapping search>
     <mode/>
     iterative search
     <memory utilization hint/>
     {'W': [0.7, 0.7, 0.7], 'I': [0.7, 0.7, 0.7], 'O': [0.7, 0.7, 0.7]}
     <valid temporal mapping found/>
     {'partial': 681, 'final': 94}
   </temporal mapping search>
 </search engine>
-<hw spec>
 -<PE array>
     cision bit/>
     {'W': 16, 'I': 16, 'O partial': 16, 'O final': 16}
     <array size/>
     {'Col': 14, 'Row': 12}
   </PE array>
 -<memory hierarchy>
   -<mem name in the hierarchy>
       <W/>>
       ['rf512', 'sram128kb', 'sram16Mb']
       ['rf512', 'sram128kb', 'sram16Mb']
       <0/>
       ['rf512', 'sram16kb', 'sram16Mb']
     </mem name in the hierarchy>
     <mem size bit/>
     {'W': [512.0, 524288.0, 16777216], 'I': [512.0, 524288.0, 16777216], 'O':
     [512.0, 65536.0, 16777216]}
     <mem bw bit per cycle or mem wordlength/>
     {'W': [[32.0, 32.0], [128.0, 128.0], [128, 128]], 'I': [[32.0, 32.0], [128.0,
     128.0], [128, 128]], 'O': [[32.0, 32.0], [128.0, 128.0], [128, 128]]}
     <mem access energy per word/>
     {'W': [[1.858, 2.573], [38.176, 41.952], [240, 240]], 'I': [[1.858, 2.573],
     [38.176, 41.952], [240, 240]], 'O': [[1.858, 2.573], [16.356, 17.804], [240,
     240]]}
     <mem type/>
     {'W': ['dp sb', 'dp sb', 'dp sb'], 'I': ['dp sb', 'dp sb', 'dp sb'], 'O': ['dp sb',
     'dp sb', 'dp sb']}
     <mem share/>
     {1: [('O', 'sram16Mb'), ('I', 'sram16Mb'), ('W', 'sram16Mb')]}
```

```
<mem area single module/>
      {'W': [2847.0, 127880.0, 1000000], 'I': [2847.0, 127880.0, 1000000], 'O':
     [2847.0, 20636.0, 1000000]}
      <mem unroll/>
      {'W': [156, 1, 1], 'I': [156, 1, 1], 'O': [156, 1, 1]}
    </memory hierarchy>
 </hw spec>
-<results>
 -<basic info>
    -<spatial unrolling>
        <W/>
       [[], [[('OY', 13)], [('FY', 3), ('C', 4)]], [], []]
        <I/>
       [[], [[('OY', 13)], [('FY', 3), ('C', 4)]], [], []]
        < 0/>
       [[], [[('OY', 13)], [('FY', 3), ('C', 4)]], [], []]
      </spatial unrolling>
    -<temporal mapping>
        <W/>
       [[('OX', 13), ('K', 4), ('C', 2), ('FX', 3)], [('K', 6), ('C', 12)], [('K', 16), ('C',
       2)]]
        <I/>
       [[('OX', 13), ('K', 4), ('C', 2), ('FX', 3), ('K', 6)], [('C', 12), ('K', 16)], [('C',
       2)]]
        < 0/>
       [[], [('OX', 13), ('K', 4), ('C', 2), ('FX', 3), ('K', 6), ('C', 12)], [('K', 16),
       ('C', 2)]]
      </temporal mapping>
      <data reuse/>
      {'W': [13.0, 13, 1, 1], 'I': [2.6, 62.4, 16.0, 1.0], 'O': [12.0, 1, 72, 2]}
      <I pr diagonally broadcast or fifo effect/>
      'I': [True, False, False, False]
      <used mem size bit/>
     {'W': [384, 331776, 10616832], 'I': [480, 345600, 691200], 'O': [16,
     64896, 1038336], 'O partial': [16, 64896, 1038336], 'O final': [0, 0, 0]}
      <actual mem utilization individual/>
      {'W': [0.75, 0.63, 0.63], 'I': [0.94, 0.66, 0.04], 'O': [0.03, 0.99, 0.06]}
      <actual mem utilization shared/>
      {'W': [0.75, 0.63, 0.74], 'I': [0.94, 0.66, 0.74], 'O': [0.03, 0.99, 0.74]}
      <effective mem size bit/>
      {'W': [96.0, 55296.0, 663552.0], 'I': [480, 345600, 345600.0], 'O': [16,
     64896, 1038336], 'O partial': [16, 64896, 1038336], 'O final': [0, 0, 0]}
      <total unit count/>
      {'W': [156, 156, 1, 1], 'I': [156, 156, 1, 1], 'O': [156, 156, 1, 1]}
```

```
<unique unit count/>
                 {'W': [12, 12, 1, 1], 'I': [60, 60, 1, 1], 'O': [13, 13, 1, 1]}
                <duplicate unit count/>
                {'W': [13.0, 13.0, 1.0, 1.0], 'I': [2.6, 2.6, 1.0, 1.0], 'O': [12.0, 12.0, 1.0,
                1.0]}
        -<mem_access_count_elem>
                         <W/>
                        [[8626176, 663552], [663552, 663552], [663552, 0]]
                        [[112140288, 691200], [691200, 43200], [43200, 0]]
                         <0/>
                        [[(112075392, 112140288), (9345024, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 928012
                        9345024), (129792, 64896)], [(64896, 129792), (0, 0)]]
                         < 0 partial/>
                        [[(112075392, 112140288), (9345024, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 9280128)], [(9280128, 928012
                        9345024), (129792, 64896)], [(64896, 129792), (0, 0)]]
                         <0 final/>
                        [[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]
                </mem access count elem>
        </basic info>
 -<energy>
                <total energy/>
                2254581115.6
        -<mem energy breakdown>
                         <W/>
                        [8867377.2, 6646136.8, 19906560.0]
                        <I/>
                        [105067556.4, 3524947.2, 1296000.0]
                        <0/>
                        [269006931.6, 40180358.4, 5840640.0]
                </mem energy breakdown>
                <mac energy/>
                1794244608
        </energy>
-<performance>
        -<mac array utilization>
                         <utilization with data loading/>
                        0.4375
                         <utilization without data loading/>
                        0.4644
                         <utilization spatial/>
                        0.9286
                         <utilization temporal with data loading/>
                        0.4711
```

```
<mac utilize temporal without data loading/>
   0.5001
 </mac_array_utilization>
-<latency>
   <latency cycle with data loading/>
   1525776
   <latency cycle without data loading/>
   1437432
   <ideal computing cycle/>
   718848
  -<data loading>
     <load cycle total/>
     88344
     <load cycle individual/>
     {'W': [36, 2592, 82944], 'I': [225, 2700, 5400]}
     <load cycle combined/>
     {'W': 82944, 'I': 5400}
   </data loading>
 -<mem stalling>
     <mem stall cycle total/>
     718584
     <mem stall cycle individual/>
     {'W': [[-359424.0], [-691200.0, -635904.0], [-635904.0, -635904.0]],
     'I': [[-359424.0], [-34176.0, 46464.0], [-39528.0, -39528.0]], 'O':
     [[-359424.0], [0.0, 449280.0], [16223.99999999999, -43680.0]]
     <mem stall cycle shared/>
     {'W': [[-359424.0], [-691200.0, -635904.0], [-635904.0, 718584.0]],
     'I': [[-359424.0], [-34176.0, 46464.0], [-39528.0, 718584.0]], 'O':
     [[-359424.0], [0.0, 449280.0], [16223.999999999998, 718584.0]]
     <req mem bw bit per cycle individual/>
     {'W': [[16.0, 1.2], [14.8, 14.8], [14.8, 0]], 'I': [[16.0, 4.6], [276.9,
     15.4], [15.4, 0]], 'O': [[32.0, 32.0], [242.7, 242.7], [34.7, 34.7]]}
     <reg mem bw bit per cycle shared/>
     {'W': [[16.0, 1.2], [14.8, 14.8], [64.8, 34.7]], 'I': [[16.0, 4.6], [276.9,
     15.4], [64.8, 34.7]], 'O': [[32.0, 32.0], [242.7, 242.7], [64.8, 34.7]]}
     <mem bw requirement meet/>
     {'W': [[True, True], [True, True], [True, True]], 'I': [[True, True],
     [False, True], [True, True]], 'O': [[True, True], [False, False], [True,
     Truell}
   </mem stalling>
 </latency>
</performance>
<area/>
2711284.0
```

```
</results>
<elapsed_time_second/>
416.601
</simulation>
</root>
```