

MAXIMUM RATINGS (Voltages referenced to VSS)

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +8.0	V
All Input Voltages Except OSC1	V _{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	٧
Current Drain per Pin Excluding VDB and VSS	1	10	mA
Operating Temperature Range MC146818A MC146818AC	TA	T _L to T _H 0 to 70 – 40 to 85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Plastic		120	ĺ
Cerdip	$\theta_{ m JA}$	65	°C/W
Ceramic	97.	50	Ì

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).




DC ELECTRICAL CHARACTERISTICS (V_{DD}=3 Vdc, V_{SS}=0 Vdc, T_A=T_L to T_H unless otherwise noted)

	Characteristics	Symbol	Min	Max	Unit
Frequency of Operation		fosc	32.768	32.768	kHz
Output Voltage		VOL	_	0.1	V
L_{oad} < 10 μ A		Voн	V _{DD} - 0.1	_	V
I_{DD} — Bus Idle CKOUT = f_{OSC} , $C_L = 1$ $f_{OSC} = 32.768 \text{ kHz}$	5 pF; SQW Disabled, STBY = 0.2 V; C _L (OSC2) = 10 pF	DD3	_	50	μΑ
I _{DD} — Quiescent f _{OSC} = DC; OSC1= DC All Other Inputs= V _{DE} No Clock		I _{DD4}	- .	50	μΑ
Output High Voltage (I _{Load} = -0.25 mA, A	All Outputs)	Voн	2.7		V
Output Low Voltage (I _{Load} =0.25 mA, All	Outputs)	VOL	~	0.3	٧
Input High Voltage	STBY, AD0-AD7, DS, AS, R/W, CS RESET, CKFS, PS, OSC1 MOT	ViH	2.1 2.5 VDD	V _{DD} V _{DD} V _{DD}	V
Input Low Voltage	STBY, ADO-AD7, DS, AS, R/W, CS, CKFS, PS, RESET, OSC1 MOT	VIL	V _{SS} V _{SS}	0.5 V _{SS}	V
Input Current	AS, DS, R/W MOT, OSCI, CE, STBY, RESET, CKFS, PS		_	± 10 ± 1	μΑ
Three-State Leakage	ĪRQ, ADQ-AD7	İTSL	_	± 10	μΑ

DC ELECTRICAL CHARACTERISTICS (VDD = 5 Vdc ±10%, VSS = 0 Vdc, TA = TL to TH unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	fosc	32.768	4194.304	kHz
Output Voltage	Vol	_	0.1	
_ I _{Load} <10 μA	VOH	V _{DD} -0.1	_	V
IDD — Bus Idle (External Clock) CKOUT = f _{OSC} , C _I = 15 pF; SQW Disabled, STBY = 0.2 V; C _I (OSC2) = 10 pF				
f _{osc} =4.194304 MHz	IDD1	_	3	mA
f _{osc} =1.048516 MHz	IDD2	_	800	μΑ
f _{OSC} =32.768 kHz	IDD3		50	μΑ
I _{DD} — Quiescent	I _{DD4}	_	50	μΑ
$f_{OSC} = DC$; OSC1 = DC;				
All Other Inputs=V _{DD} -0.2 V;				
No Clock				
Output High Voltage				
(I _{Load} = -1.6 mA, AD0-AD7, CKOUT)	∨он	4.1	_	V
(I _{Load} = -1.0 mA, SQW)				
Output Low Voltage				
(I _{Load} = 1.6 mA, ADO-AD7, CKOUT)	VOL	_	0.4	V
(I _{Load} = 1.0 mA, IRQ and SQW)				
Input High Voltage STBY, CFKS, AD0-AD7, DS, AS, R/W, CS, PS		V _{DD} -2.0	v_{DD}	
RESET	ViH	V _{DD} = 0.8	V_{DD}	V
OSC1	}	V _{DD} – 1.0	V_{DD}	
MOT		V_{DD}	V _{DD}	
Input Low Voltage CKFS, PS, RESET, STBY, AD0-AD7, DS, AS, R/W, CS, OSC1	VIL	VSS	0.8	٧
MOT		V _{SS} _	VSS	
Input Current AS, DS, R/W	lin		± 10	μΑ
MOT, OSCI, CE, STBY, RESET, CKFS, PS		_	±1	,
Three-State Leakage IRQ, AD0-AD7	ITSL	-	± 10	μA







TABLE 1 — SWITCHING CHARACTERISTICS ($V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H$)


 $V_{DD} = 3.0 \text{ Vdc}$ $V_{DD} = 5.0 \text{ Vdc } \pm 10\%$ Description Min Symbol Max Unit Min Max Oscillator Startup TBD tRC ms 100 ms Reset Pulse Width TBD 5 ^tRWL μS μS Reset Delay Time TBD 5 ^tRLH μ S μS Power Sense Pulse Width TBD 5 t_{PWL} μS μS Power Sense Delay Time TBD 5 t_{PLH} μS μs IRQ Release from DS TBD **tIRDS** μS μS IRQ Release from RESET TBD t_{IRR} μS μS VRT Bit Delay TBD **tVRTD** μ S μ S

FIGURE 5 - IRQ RELEASE DELAY





NOTE: $V_{HIGH} = V_{DD} - 2.0 \text{ V}$, $V_{LOW} = 0.8 \text{ V}$, for $V_{DD} = 5.0 \text{ V} \pm 10\%$

FIGURE 6 - TTL EQUIVALENT TEST LOAD









CKFS is tied to V_SS , CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

TABLE 2 — CLOCK OUTPUT FREQUENCIES

Time Base (OSC1) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

SQW - SQUARE WAVE, OUTPUT

The SQW pin can output a signal from one of the 15 taps provided by the 22 internal-divider stages. The frequency of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using the SQWE bit in Register B.

11/ W - NEAD/ WILLE, INFO

The MOTEL circuit treats the R/ $\overline{\mathbb{W}}$ pin in one of two ways. When a Motorola type processor is connected, R/ $\overline{\mathbb{W}}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/ $\overline{\mathbb{W}}$ while DS is high, whereas a write cycle is a low on R/ $\overline{\mathbb{W}}$ during DS.

The second interpretation of R/\overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives R/\overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

CS - CHIP SELECT, INPUT

The chip-select (\overline{CS}) signal must be asserted (low) for a bus cycle in which the MC146818A is to be accessed. \overline{CS} is not latched and must be stable during DS and AS (Motorola case of MOTEL) and during \overline{RD} and \overline{WR} . Bus cycles which take place without asserting \overline{CS} cause no actions to take place within the MC146818A. When \overline{CS} is not used, it should be grounded. (See Figure 20).










FIGURE 10 - CRYSTAL OSCILLATOR CONNECTION



*32.768 kHz Only Consult Crystal Manufacturer's Specification

FIGURE 11 - CRYSTAL PARAMETERS

Crystal Equivalent Circuit



. 3	ii i	2
	─ ┤ }	

fosc	4.194304 MHz	1.048576 MHz	32.768 kHz
RS (Maximum)	75 Ω	700 Ω	50 k
C0 (Maximum)	7 pF	5 pF	1.7 pF
C1	0.012 pF	0.008 pF	0.003 pF
Q	50 k	35 k	30 k
C _{in} /C _{out}	15-30 pF	15-40 pF	10-22 pF
R	_	_	300-470 k
R _f	10 M	10 M	22 M




or \overline{WR}) and clocked by the rising edge of AS (ALE). Therefore, for \overline{STBY} to be recognized, DS and AS should occur in pairs. When \overline{STBY} goes low before the falling edge of DS (rising edge of \overline{WR} or \overline{RD}), the current cycle is completed at that edge and the next cycle will not be executed.

PS - POWER SENSE, INPUT

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

When using the VRT feature during powerup, the PS pin must be externally held low for the specified tpLH time. As power is applied, the VRT bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. PS must go high after powerup to allow the VRT bit to be set by a read of register D.



D1 = MBD701 (Schottky) or Equivalent D2 = 1N4148 or Equivalent



memory consists of 50 general purpose RAIM bytes, 10 RAIM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except for the following: 1) Registers C and D are read only, 2) bit 7 of Register A is read only, and 3) the high-order bit of the seconds byte is read only. The contents of four control and status registers (A, B, C, and D) are described in **REGISTERS.**

TIME, CALENDAR, AND ALARM LOCATIONS

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm bytes may be either binary or binary-coded decimal (BCD).

and 1.04800/ MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.

The three alarm bytes may be used in two ways. First, when the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from CO to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

FIGURE 14 - ADDRESS MAP




TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

Address		Decimal	Range		Exan	nple*
Address Location	Function	Range	Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
4	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-23	05	05
6	Day of the Week Sunday=1	1-7	\$01-\$ 07	\$01-\$07	05	05
7	Date of the Month	1-31	\$01-\$1F	\$01-\$31	OF	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	₹ 4F	79

^{*}Example: 5:58:21 Thursday 15 February 1979 (time is AM)

STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the MC146818A. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional MC146818As may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. The high-order bit of the seconds byte, bit 7 of Register A, and all bits of Registers C and D cannot effectively be used as general purpose RAM.

INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the $\overline{\text{IRQ}}$ pin is immediately activiated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.


In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held after the read cycle. One, two or three flag bits may be found to be set when Register C is used. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the $\overline{\mbox{IRQ}}$ pin is asserted low. $\overline{\mbox{IRQ}}$ is asserted as long as at least one of the three interrupt sources has its flag and enables bits both set. The IRQF bit in Register C is a "1" whenever the $\overline{\mbox{IRQ}}$ pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7








the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μs while a 32.768 kHz time base update cycle takes 1984 μs . During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The MC146818A protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is

an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (see Figure 15). Periodic interrupts that occur at a rate of greater than tBUC+tUC allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within (TpI+2)+tBUC to ensure that data is not read during the update cycle.

To properly setup the internal counters for daylight savings time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

FIGURE 15 — UPDATE-ENDED AND PERIODIC INTERRUPT RELATIONSHIP



tp₁ = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc. per Table 5)

 t_{UC} = Update Cycle Time (248 μ s or 1984 μ s)

 t_{BUC} = Delay Time Before Update Cycle (244 μ s)



or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET.

REGISTER B (\$0B)

MSB							LSB
b7	- b6	b5	b4	b3	b2	b1	ь0
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE

SET — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in

by any internal operations or reset.

REGISTER C (\$0C)

MSB							LSB	Read-
b7	b6	b5	b4	b3	b	b1	b0	Reg
IRQF	PF	AF	UF	0	0	0	0	

Read-Only Register

IRQF — The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

i.e., IRQF = PF•PIE + AF•AIE + UF•UIE



MOTOROLA Semiconductor Products Inc. -


Read/Write


Register


initialized to indicate that the RAM and time are valid. The VRT is a read only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D

occumulator b. vynte. The data to be written. Read: The data read from the RTC. The RTC is mapped to two consecutive memory locations -RTC and RTC+1 as shown in Figure 20.

FIGURE 16 - MC146818A INTERFACED WITH MOTOROLA COMPATIBLE MULTIPLEXED BUS MICROPROCESSORS









*NOTE: CS can be controlled by a port pin (if available).

FIGURE 20 — MC146818A INTERFACED WITH MOTOROLA PROCESSORS



RECHINE DOCUMENT PROPERTY OF THE PROPERTY OF T FIGURE 21 — SUBROUTINE FOR READING AND WRITING THE MC146818A WITH A NON-MULTIPLEXED BUS

PACKAGE DIMENSIONS



NOTE:

- 1. LEADS TRUE POSITIONED WITHIN 0.25mm (0.010) DIA (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION.
- 2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

	MILLIN	METERS	INC	HES			
DIM	DIM MIN N		MIN	MAX			
Α	27.64	30.99	1.088	1.220			
В	14.73	15.34	0.580	0.604			
C	2.67	4.32	0.105	0.170			
D	0.38	0.53	0.015	0.021			
F	0.76	1.40	0.030	0.055			
G	2.54	BSC	0.100	BSC			
H	0.76	1.78	0.030	0.070			
J	0.20	0.30	0.008	0.012			
K	2.54	4.57	0.100	0.180			
L	14.99	15.49	0.590	0.610			
M	_	10 ⁰	- //	100			
N	1.02 1.52		0.040	0.060			
1.02 1.02 0.041 0.000							

L SUFFIX CERAMIC PACKAGE CASE 716-06

<u>^</u>	
В	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
A	-
H- G F D SEATING M	
PLANE	


NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	METERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	31.37	32.13	1.235	1.265			
В	13.72	14.22	0.540	0.560			
C	3.94	5.08	0.155	0.200			
D	0.36	0.56	0.014	0.022			
F	1.02	1.52	0.040	0.060			
G	2.54	BSC	0.100	BSC			
H	1.65	2.03	0.065	0.080			
J	0.20	0.38	0.008	0.015			
K	2.92	3.43	0.115	0.135			
L	15.24 BSC		0.600 BSC				
M	Oo	15 ⁰	Oo	15 ⁰			
N	0.51	1.02	0.020	0.040			

P SUFFIX

PLASTIC PACKAGE CASE 709-02



NOTES:

- 1. DIM "L" TO CENTER OF **LEADS WHEN FORMED** PARALLEL.
- 2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL)

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.77	1.230	1.290
В	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
Đ	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	2.29	4.06	0.090	0.160
L	15.24 BSC		0.600 BSC	
M	00	15 ⁰	00	15 ⁰
N	0.51	1.27	0.020	0.050

S SUFFIX CERDIP PACKAGE CASE 623-04

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.



IOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 ● A SUBSIDIARY OF MOTOROLA INC.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.