



# 8<sup>th</sup> and 9<sup>th</sup> Generation Intel® Core™ Processor Families and Intel® Xeon® E Processor Families

Datasheet, Volume 1 of 2

---

Supporting 8th Generation Intel® Core™ Processor Families, Intel® Pentium® Processors, Intel® Celeron® Processors for U/H/S Platforms, formerly known as Coffee Lake

Supporting 9th Generation Intel® Core™ Processor Families H/S Platforms, formerly known as Coffee Lake Refresh

February 2022

Revision 009



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. **No computer system can be absolutely secure.** Check with your system manufacturer or retailer or learn more at [intel.com](http://intel.com).

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](http://www.intel.com/design/literature.htm). No computer system can be absolutely secure.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

# Contents

---

<b>1</b>	<b>Introduction</b>	10
1.1	Processor Volatility Statement	12
1.2	Supported Technologies	12
1.3	Power Management Support	13
1.3.1	Processor Core Power Management	13
1.3.2	System Power Management	13
1.3.3	Memory Controller Power Management	14
1.3.4	Processor Graphics Power Management	14
1.4	Thermal Management Support	14
1.5	Package Support	15
1.6	Processor Testability	15
1.7	Operating System Support	15
1.8	Terminology	15
1.9	Related Documents	18
<b>2</b>	<b>Interfaces</b>	19
2.1	System Memory Interface	19
2.1.1	System Memory Technology Supported	19
2.1.2	System Memory Timing Support	23
2.1.3	System Memory Organization Modes	23
2.1.4	System Memory Frequency	24
2.1.5	Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)	25
2.1.6	Data Scrambling	25
2.1.7	ECC H-Matrix Syndrome Codes	26
2.1.8	DDR I/O Interleaving	26
2.1.9	Data Swapping	27
2.1.10	DRAM Clock Generation	28
2.1.11	DRAM Reference Voltage Generation	28
2.1.12	Data Swizzling	28
2.2	PCI Express* Graphics Interface (PEG)	28
2.2.1	PCI Express* Support	28
2.2.2	PCI Express* Architecture	30
2.2.3	PCI Express* Configuration Mechanism	31
2.2.4	PCI Express* Equalization Methodology	31
2.3	Direct Media Interface (DMI)	32
2.3.1	DMI Lane Reversal and Polarity Inversion	32
2.3.2	DMI Error Flow	33
2.3.3	DMI Link Down	33
2.4	Processor Graphics	34
2.4.1	API Support (Windows*)	34
2.4.2	Media Support (Intel® QuickSync and Clear Video Technology HD)	34
2.4.3	Switchable/Hybrid Graphics	37
2.4.4	Gen 9 LP Video Analytics	38
2.4.5	Gen 9 LP (9th Generation Low Power) Block Diagram	39
2.4.6	GT2 Graphic Frequency	39
2.5	Display Interfaces	40
2.5.1	DDI Configuration	40
2.5.2	eDP* Bifurcation	40
2.5.3	Display Technologies	43
2.5.4	DisplayPort*	45
2.5.5	High-Definition Multimedia Interface (HDMI*)	46

2.5.6	Digital Video Interface (DVI) .....	47
2.5.7	embedded DisplayPort* (eDP*) .....	47
2.5.8	Integrated Audio .....	47
2.5.9	Multiple Display Configurations (Dual Channel DDR) .....	48
2.5.10	Multiple Display Configurations (Single Channel DDR) .....	50
2.5.11	High-bandwidth Digital Content Protection (HDCP) .....	50
2.5.12	Display Link Data Rate Support .....	51
2.5.13	Display Bit Per Pixel (BPP) Support.....	52
2.5.14	Display Resolution per Link Width .....	52
2.6	Platform Environmental Control Interface (PECI) .....	52
2.6.1	PECI Bus Architecture.....	53
<b>3</b>	<b>Technologies.....</b>	<b>55</b>
3.1	Intel® Virtualization Technology (Intel® VT) .....	55
3.1.1	Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-X).....	55
3.1.2	Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d).....	57
3.2	Security Technologies.....	60
3.2.1	Intel® Trusted Execution Technology (Intel® TXT) .....	60
3.2.2	Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI) .....	61
3.2.3	PCLMULQDQ (Perform Carry-Less Multiplication Quad Word) Instruction.....	61
3.2.4	Intel® Secure Key .....	61
3.2.5	Execute Disable Bit .....	62
3.2.6	Boot Guard Technology .....	62
3.2.7	Intel® Supervisor Mode Execution Protection (SMEP) .....	62
3.2.8	Intel® Supervisor Mode Access Protection (SMAP) .....	62
3.2.9	Intel® Memory Protection Extensions (Intel® MPX).....	63
3.2.10	Intel® Software Guard Extensions (Intel® SGX) .....	63
3.2.11	Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d).....	64
3.3	Power and Performance Technologies .....	64
3.3.1	Intel® Hyper-Threading Technology (Intel® HT Technology) .....	64
3.3.2	Intel® Turbo Boost Technology 2.0.....	64
3.3.3	Intel® Thermal Velocity Boost (TVB).....	65
3.3.4	Intel® Advanced Vector Extensions 2 (Intel® AVX2) .....	65
3.3.5	Intel® 64 Architecture x2APIC .....	66
3.3.6	Power Aware Interrupt Routing (PAIR).....	67
3.3.7	Intel® Transactional Synchronization Extensions (Intel® TSX-NI) .....	67
3.4	Intel® Image Signal Processor (Intel® ISP) .....	67
3.4.1	Platform Imaging Infrastructure.....	67
3.4.2	Intel® Image Signal Processor (Intel® ISP) .....	68
3.5	Debug Technologies .....	69
3.5.1	Intel® Processor Trace .....	69
<b>4</b>	<b>Power Management .....</b>	<b>70</b>
4.1	Advanced Configuration and Power Interface (ACPI) States Supported .....	72
4.2	Processor IA Core Power Management .....	74
4.2.1	OS/HW Controlled P-states .....	74
4.2.2	Low-Power Idle States.....	75
4.2.3	Requesting Low-Power Idle States .....	76
4.2.4	Processor IA Core C-State Rules .....	76
4.2.5	Package C-States .....	78
4.2.6	Package C-States and Display Resolutions.....	81
4.3	Integrated Memory Controller (IMC) Power Management.....	82
4.3.1	Disabling Unused System Memory Outputs.....	82
4.3.2	DRAM Power Management and Initialization .....	82
4.3.3	DDR Electrical Power Gating (EPG) .....	84

4.3.4	Power Training.....	85
4.4	PCI Express* Power Management .....	85
4.5	Direct Media Interface (DMI) Power Management .....	86
4.6	Processor Graphics Power Management .....	86
4.6.1	Memory Power Savings Technologies .....	86
4.6.2	Display Power Savings Technologies .....	86
4.6.3	Processor Graphics Core Power Savings Technologies .....	88
4.7	System Agent Enhanced Intel® Speedstep® Technology.....	88
4.8	Voltage Optimization.....	89
4.9	ROP (Rest Of Platform) PMIC .....	89
<b>5</b>	<b>Thermal Management .....</b>	<b>90</b>
5.1	Processor Thermal Management .....	90
5.1.1	Thermal Considerations.....	90
5.1.2	Intel® Turbo Boost Technology 2.0 Power Monitoring .....	91
5.1.3	Intel® Turbo Boost Technology 2.0 Power Control .....	91
5.1.4	Configurable TDP (cTDP) and Low-Power Mode.....	93
5.1.5	Thermal Management Features .....	95
5.1.6	Intel® Memory Thermal Management .....	100
5.2	H/U-Processor Line Thermal and Power Specifications .....	102
5.3	S-Processor Line Thermal and Power Specifications.....	104
5.3.1	Fan Speed Control Scheme with Digital Thermal Sensor (DTS) 2.0 .....	110
<b>6</b>	<b>Signal Description .....</b>	<b>111</b>
6.1	System Memory Interface .....	111
6.2	PCI Express* Graphics (PEG) Signals .....	114
6.3	Direct Media Interface (DMI) Signals.....	114
6.4	Reset and Miscellaneous Signals.....	115
6.5	embedded DisplayPort* (eDP*) Signals .....	116
6.6	Display Interface Signals .....	116
6.7	Processor Clocking Signals.....	116
6.8	Testability Signals .....	117
6.9	Error and Thermal Protection Signals .....	117
6.10	Power Sequencing Signals .....	118
6.11	Processor Power Rails .....	118
6.12	Ground, Reserved and Non-Critical to Function (NCTF) Signals .....	119
6.13	Processor Internal Pull-Up/Pull-Down Terminations .....	120
<b>7</b>	<b>Electrical Specifications .....</b>	<b>121</b>
7.1	Processor Power Rails .....	121
7.1.1	Power and Ground Pins .....	121
7.1.2	V <sub>CC</sub> Voltage Identification (VID) .....	121
7.2	DC Specifications .....	122
7.2.1	Processor Power Rails DC Specifications .....	122
7.2.2	Processor Interfaces DC Specifications .....	131
7.3	TDP Power Penalty Scenarios .....	136
<b>8</b>	<b>Package Mechanical Specifications .....</b>	<b>138</b>
8.1	Package Mechanical Attributes .....	138
8.2	Package Loading Specifications .....	138
8.3	Package Storage Specifications .....	139
<b>Figures</b>		
1-1	S/H-Processor Line Platforms.....	11

1-2	U-Processor Line Platform .....	12
2-1	Intel® Flex Memory Technology Operations .....	24
2-2	Interleave (IL) and Non-Interleave (NIL) Modes Mapping .....	27
2-3	PCI Express* Related Register Structures in the Processor .....	31
2-4	Example for DMI Lane Reversal Connection .....	33
2-5	Video Analytics Common Use Cases .....	38
2-6	Gen 9 LP Block Diagram .....	39
2-7	Processor Display Architecture (With 3 DDI Ports as an Example) .....	45
2-8	DisplayPort* Overview .....	46
2-9	HDMI* Overview .....	47
2-10	Example for PECI Host-Clients Connection .....	53
2-11	Example for PECI EC Connection .....	54
3-1	Device to Domain Mapping Structures .....	58
3-2	Processor Camera System .....	68
3-3	Platform Imaging Infrastructure .....	68
4-1	Processor Power States .....	71
4-2	Processor Package and IA Core C-States .....	72
4-3	Idle Power Management Breakdown of the Processor IA Cores .....	75
4-4	Package C-State Entry and Exit .....	79
5-1	Package Power Control .....	92
7-1	Input Device Hysteresis .....	136

## Tables

1-1	Processor Lines .....	10
1-2	Terminology .....	15
1-3	Related Documents .....	18
2-1	Processor DDR Memory Speed Support .....	19
2-2	Supported DDR4 Non-ECC UDIMM Module Configurations (S-Processor Lines) .....	20
2-3	Supported DDR4 ECC UDIMM Module Configurations (S-Processor Lines) .....	21
2-4	Supported DDR4 ECC UDIMM Module Configurations (S-Processor Lines) .....	21
2-5	Supported DDR4 Non-ECC SODIMM Module Configurations (H/U-Processor Lines) .....	21
2-6	Supported DDR4 ECC SODIMM Module Configurations (S/H-Processor Lines) .....	21
2-7	Supported DDR4 Memory Down Device Configuration/U-Processor Lines) .....	22
2-8	Supported LPDDR3 x32 DRAMs Configurations (U/H-Processor Line) .....	22
2-9	Supported LPDDR3 x64 DRAMs Configurations (U-Processor Line) .....	22
2-10	DRAM System Memory Timing Support .....	23
2-11	DRAM System Memory Timing Support (LPDDR3) .....	23
2-12	ECC H-Matrix Syndrome Codes .....	26
2-13	Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping .....	26
2-14	PCI Express* Bifurcation and Lane Reversal Mapping .....	29
2-15	PCI Express* Maximum Transfer Rates and Theoretical Bandwidth .....	30
2-16	Hardware Accelerated Video Decoding .....	35
2-17	Hardware Accelerated Video Encode .....	35
2-18	Switchable/Hybrid Graphics Support .....	37
2-19	GT2/3 Graphics Frequency (S/H/U-Processor Line) .....	39
2-20	DDI Ports Availability .....	40
2-21	VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary .....	41
2-22	VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary .....	41
2-23	VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary .....	41
2-24	VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary .....	41
2-25	Embedded DisplayPort* (eDP*)/DDI Ports Availability .....	41
2-26	Embedded DisplayPort* (eDP*)/DDI Ports Availability .....	42

2-27	Embedded DisplayPort* (eDP*)/DDI Ports Availability .....	42
2-28	Display Technologies Support .....	43
2-29	Display Resolutions and Link Bandwidth for Multi-Stream Transport Calculations.....	43
2-30	Processor Supported Audio Formats Over HDMI* and DisplayPort* .....	48
2-31	Maximum Display Resolution .....	49
2-32	Maximum Display Resolution .....	49
2-33	Maximum Display Resolution .....	50
2-34	U-Processor Display Resolution Configuration.....	50
2-35	H/S -Processor Line Display Resolution Configuration .....	50
2-36	HDCP Display supported Implications Table .....	51
2-37	Display Link Data Rate Support .....	51
2-38	Display Resolution and Link Rate Support .....	51
2-39	Display Bit Per Pixel (BPP) Support .....	52
2-40	Supported Resolutions for HBR (2.7 Gbps) by Link Width.....	52
2-41	Supported Resolutions for HBR2 (5.4 Gbps) by Link Width .....	52
4-1	System States .....	72
4-2	Processor IA Core / Package State Support.....	73
4-3	Integrated Memory Controller (IMC) States .....	73
4-4	PCI Express* Link States.....	73
4-5	Direct Media Interface (DMI) States.....	73
4-6	G, S, and C Interface State Combinations.....	74
4-7	Deepest Package C-State Available .....	81
4-8	Targeted Memory State Conditions .....	84
4-9	Package C-States with PCIe* Link States Dependencies.....	85
5-1	Configurable TDP Modes.....	94
5-2	TDP Specifications (H/U-Processor Line) .....	102
5-3	Package Turbo Specifications (H/U-Processor Line) .....	103
5-4	Junction Temperature Specifications(CFL S/H/U-Processor Line) .....	103
5-5	TDP Specifications (S-Processor Line) .....	104
5-6	Low Power and TTV Specifications (S-Processor Line) .....	106
5-7	Package Turbo Specifications (S-Processor Lines) .....	106
5-8	TCONTROL Offset Configuration (S-Processor Line - Client).....	109
5-9	TCONTROL Offset Configuration (S-Processor Line - Server/WS) .....	109
5-10	Thermal Margin Slope .....	110
6-1	Signal Tables Terminology .....	111
6-2	LPDDR3 Memory Interface.....	111
6-3	DDR4 Memory Interface.....	112
6-4	System Memory Reference and Compensation Signals.....	114
6-5	PCI Express* Interface.....	114
6-6	DMI Interface Signals .....	114
6-7	Reset and Miscellaneous Signals.....	115
6-8	embedded DisplayPort* Signals.....	116
6-9	Display Interface Signals.....	116
6-10	Processor Clocking Signals.....	116
6-11	Testability Signals .....	117
6-12	Error and Thermal Protection Signals .....	117
6-13	Power Sequencing Signals .....	118
6-14	Processor Power Rails Signals .....	119
6-15	Processor Ground Rails Signals .....	119
6-16	GND, RSVD, and NCTF Signals .....	120
6-17	Processor Internal Pull-Up / Pull-Down Terminations .....	120
7-1	Processor Power Rails .....	121
7-2	Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications .....	122
7-3	Processor Graphics (Vcc <sub>GT</sub> ) Supply DC Voltage and Current Specifications.....	124
7-4	Memory Controller (VDDQ) Supply DC Voltage and Current Specifications.....	126



7-5	System Agent (VccSA) Supply DC Voltage and Current Specifications .....	127
7-6	Processor I/O (Vcc <sub>I/O</sub> ) Supply DC Voltage and Current Specifications .....	128
7-7	Vcc Sustain (VccST) Supply DC Voltage and Current Specifications .....	129
7-8	Vcc Sustain Gated (VccSTG) Supply DC Voltage and Current Specifications .....	129
7-9	Processor PLL (VccPLL) Supply DC Voltage and Current Specifications .....	130
7-10	Processor PLL (VccPLL) Supply DC Voltage and Current .....	130
7-11	LPDDR3 Signal Group DC Specifications .....	131
7-12	DDR4 Signal Group DC Specifications .....	132
7-13	PCI Express* Graphics (PEG) Group DC Specifications .....	133
7-14	Digital Display Interface Group DC Specifications (DP/HDMI*) .....	134
7-15	embedded DisplayPort* (eDP*) Group DC Specifications .....	134
7-16	CMOS Signal Group DC Specifications .....	134
7-17	GTL Signal Group and Open Drain Signal Group DC Specifications .....	135
7-18	PECI DC Electrical Limits .....	135
7-19	TDP Power Penalty Scenarios .....	136
8-1	Package Mechanical Attributes .....	138
8-3	Package Storage Specifications .....	139
8-2	Package Loading Specifications .....	139

## Revision History

---

Revision	Description	Release Date
001	Initial Release	April 2018
002	<ul style="list-style-type: none"> <li>Added S-Processor 2+2 (35W,65W)</li> <li>Added S-Processor 8+2 (95W,80W,65W,35W)</li> <li>Added 4-Core GT2 95W</li> <li>Removed DC_LL from VCCSA for S SKU</li> <li>Added U-Processor 2+3e</li> <li>Removed S-Processor 83W Xeon</li> <li>Updated Operation System Support for S/H/U Processors</li> </ul>	October 2018
003	<ul style="list-style-type: none"> <li>Added H-Processor 8+2</li> </ul>	April 2019
004	<ul style="list-style-type: none"> <li>Updated Frequency in Table 5-2</li> </ul>	May 2019
005	<ul style="list-style-type: none"> <li>Added S-processor frequency range in Table 5-5</li> <li>Added S82 127W</li> <li>Added U42 15W</li> </ul>	May 2020
006	<ul style="list-style-type: none"> <li>Updated Section 7.1.2, "Vcc Voltage Identification (VID)" for PEACH PRT change</li> </ul>	July 2020
007	<ul style="list-style-type: none"> <li>Updated Table 8-3, "Package Storage Specifications"</li> </ul>	October 2020
008	<ul style="list-style-type: none"> <li>Updated Table 5-2, "TDP Specifications (H/U-Processor Line)"</li> </ul>	January 2021
009	<ul style="list-style-type: none"> <li>• Added note in <a href="#">Section 1.7, "Operating System Support"</a></li> <li>• Added note in <a href="#">Section 2.2.4, "PCI Express* Equalization Methodology"</a></li> </ul>	February 2022

§ §

# 1 Introduction

---

The 8th and 9th Gen Intel® Core™ Processor is built on 14-nanometer process technology.

The U-Processor Line is offered in a 1-Chip Platform that includes the Intel® 300 Series Chipset Families Platform Controller Hub (PCH) die on the same package as the processor die. Refer [Figure 1-2](#).

The U-Processor Line SKUs are offered with On-Package Cache.

The H-Processor and S-Processor Lines are offered in a 2-Chip Platform. Refer [Figure 1-1](#).

The following table describes the processor lines covered in this document.

**Table 1-1. Processor Lines**

Processor Line <sup>1</sup>	Package	Base TDP	Processor IA Cores	Graphics Configuration	On-Package Cache	Platform Type						
U-Processor Line	BGA1528	28W	4	GT3	128 MB	1-Chip						
			2									
			4	GT2								
H-Processor Line	BGA1440	45W	4	GT2	N/A	2-Chip						
			6									
			8									
S-Processor Line (DT)	LGA1151	35W, 65W, 95W, 127W	8	GT2	N/A	2-Chip						
		35W, 65W, 95W	6									
		35W, 62W, 65W, 91W	4									
		35W, 54W, 58W	2									
		35W, 54W, 58W	2	GT1								
		95W	8	GT0								
		95W, 65W	6									
		91W, 65W	4									
<b>Notes:</b>												
1. Processor Lines offering may change.												
2. In general, 8th and 9th Gen Intel® Core™ Processor pairs with Intel® 300 Series Chipset Families Platform Controller Hub. S-Processor Line (DT) SKUs may also pair with Intel® Z370, H310c, or B365 chipset SKUs.												

Throughout this document, the 8th and 9th Gen Intel® Core™ Processor families may be referred to simply as “processor”. Intel® 300 Series Chipset Families Platform Controller Hub (PCH) may be referred to simply as “PCH”.

Figure 1-1. S/H-Processor Line Platforms





Figure 1-2. U-Processor Line Platform



## 1.1 Processor Volatility Statement

8th and 9th Gen Intel® Core™ Processor families do not retain any end user data when powered down and/or when the processor is physically removed.

**Note:** Power down refers to state which all processor power rails are off.

## 1.2 Supported Technologies

- Intel® Virtualization Technology (Intel® VT)
- Intel® Active Management Technology 11.0 (Intel® AMT 11.0)
- Intel® Trusted Execution Technology (Intel® TXT)
- Intel® Streaming SIMD Extensions 4.2 (Intel® SSE4.2)
- Intel® Hyper-Threading Technology (Intel® HT Technology)



- Intel® 64 Architecture
- Execute Disable Bit
- Intel® Turbo Boost Technology 2.0
- Intel® Advanced Vector Extensions 2 (Intel® AVX2)
- Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)
- PCLMULQDQ (Perform Carry-Less Multiplication Quad word) Instruction
- Intel® Secure Key
- Intel® Transactional Synchronization Extensions (Intel® TSX-NI)
- PAIR – Power Aware Interrupt Routing
- SMEP – Supervisor Mode Execution Protection
- Intel® Boot Guard
- On-package Cache Memory
- Intel® Software Guard Extensions (Intel® SGX)
- Intel® Memory Protection Extensions (Intel® MPX)
- GMM Scoring Accelerator
- Intel® Processor Trace
- High Definition Content Protection (HDCP) 2.2

**Note:** The availability of the features may vary between processor SKUs.

Refer to [Chapter 3](#) for more information.

## 1.3 Power Management Support

### 1.3.1 Processor Core Power Management

- Full support of ACPI C-states as implemented by the following processor C-states:
  - C0, C1, C1E, C3, C6, C7, C8, C9, C10
- Enhanced Intel® SpeedStep® Technology

**Notes:**

- Package C-State C10 is supported when S-Processor Line is paired with an Intel 300 Series Chipset Family Platform Controller Hub.
- Package C-State C10 is not supported when S-Processor Line is paired with an Intel 200 Series Chipset Family Platform Controller Hub (e.g., Intel Z370 chipset).

Refer to [Section 4.2](#) for more information.

### 1.3.2 System Power Management

- S0/S0ix, S3, S4, S5

Refer to [Chapter 4, "Power Management"](#) for more information.

### 1.3.3 Memory Controller Power Management

- Disabling Unused System Memory Outputs
- DRAM Power Management and Initialization
- Initialization Role of CKE
- Conditional Self-Refresh
- Dynamic Power Down
- DRAM I/O Power Management
- DDR Electrical Power Gating (EPG)
- Power training

Refer to [Section 4.3](#) for more information.

### 1.3.4 Processor Graphics Power Management

#### 1.3.4.1 Memory Power Savings Technologies

- Intel® Rapid Memory Power Management (Intel® RMPM)
- Intel® Smart 2D Display Technology (Intel® S2DDT)

#### 1.3.4.2 Display Power Savings Technologies

- Intel® (Seamless and Static) Display Refresh Rate Switching (DRRS) with eDP port
- Intel® Automatic Display Brightness
- Smooth Brightness
- Intel® Display Power Saving Technology (Intel® DPST 6)
- Panel Self-Refresh 2 (PSR 2)
- Low Power Single Pipe (LPSP)

#### 1.3.4.3 Graphics Core Power Savings Technologies

- Intel® Graphics Dynamic Frequency
- Intel® Graphics Render Standby Technology (Intel® GRST)
- Dynamic FPS (Intel® DFPS)

Refer to [Section 4.6](#) for more information.

## 1.4 Thermal Management Support

- Digital Thermal Sensor
- Intel Adaptive Thermal Monitor
- THERMTRIP# and PROCHOT# support
- On-Demand Mode
- Memory Open and Closed Loop Throttling
- Memory Thermal Throttling



- External Thermal Sensor (TS-on-DIMM and TS-on-Board)
- Render Thermal Throttling
- Fan speed control with DTS
- Intel Turbo Boost Technology 2.0 Power Control

Refer to [Chapter 5, "Thermal Management"](#) for more information.

## 1.5 Package Support

The processor is available in the following packages:

- A 46 mm x 24 mm BGA package (BGA1528) for U-Processor Line
- A 42 mm x 28 mm BGA package (BGA1440) for H-Processor Line
- A 37.5 mm x 37.5 mm LGA package (LGA1151) for S-Processor Line

## 1.6 Processor Testability

An XDP on-board connector is warmly recommended to enable full debug capabilities. For the processor SKUs, a merged XDP connector is highly recommended to enable lower C-state debug.

**Note:** When separate XDP connectors will be used at C8–C10 states, the processor will need to be waked up using the PCH.

The processor includes boundary-scan for board and system level testability.

## 1.7 Operating System Support

Processor Line	Windows* 10 64-bit	OS X	Linux* OS	Chrome* OS
S-processor line	Yes	Yes	Yes	No
H-processor line	Yes	Yes	Yes	No
U-processor line	Yes	Yes	No	No
<b>Note:</b> Refer to OS Vendor site for more information regarding latest OS revision support.				

## 1.8 Terminology

Table 1-2. Terminology (Sheet 1 of 3)

Term	Description
4K	Ultra High Definition (UHD)
AES	Advanced Encryption Standard
AGC	Adaptive Gain Control
BLT	Block Level Transfer
BPP	Bits per pixel

**Table 1-2. Terminology (Sheet 2 of 3)**

Term	Description
CDR	Clock and Data Recovery
CTLE	Continuous Time Linear Equalizer
DDI	Digital Display Interface for DP or HDMI*/DVI
DDR4/DDR4-RS	Fourth-Generation Double Data Rate SDRAM Memory Technology RS - Reduced Standby Power
DFE	Decision Feedback Equalizer
DMA	Direct Memory Access
DMI	Direct Media Interface
DP	DisplayPort*
DTS	Digital Thermal Sensor
ECC	Error Correction Code - used to fix DDR transactions errors
eDP*	embedded DisplayPort*
EU	Execution Unit in the Processor Graphics
GSA	Graphics in System Agent
HDCP	High-bandwidth Digital Content Protection
HDMI*	High Definition Multimedia Interface
IMC	Integrated Memory Controller
Intel® 64 Technology	64-bit memory extensions to the IA-32 architecture
Intel® DPST	Intel® Display Power Saving Technology
Intel® PTT	Intel® Platform Trust Technology
Intel® TSX-NI	Intel® Transactional Synchronization Extensions
Intel® TXT	Intel® Trusted Execution Technology
Intel® VT	Intel® Virtualization Technology. Processor Virtualization, when used in conjunction with Virtual Machine Monitor software, enables multiple, robust independent software environments inside a single platform.
Intel® VT-d	Intel® Virtualization Technology (Intel® VT) for Directed I/O. Intel® VT-d is a hardware assist, under system software (Virtual Machine Manager or OS) control, for enabling I/O device Virtualization. Intel® VT-d also brings robust security by providing protection from errant DMAs by using DMA remapping, a key feature of Intel® VT-d.
IOV	I/O Virtualization
ISP	Image Signal Processor
LFM	Low Frequency Mode. corresponding to the Enhanced Intel® SpeedStep® Technology's lowest voltage/frequency pair
LLC	Last Level Cache
LPDDR3	Low Power Third-generation Double Data Rate SDRAM memory technology
LPM	Low-Power Mode. The LPM Frequency is less than or equal to the LFM Frequency. The LPM TDP is lower than the LFM TDP as the LPM configuration limits the processor to single thread operation
LPSP	Low-Power Single Pipe
LSF	Lowest Supported Frequency. This frequency is the lowest frequency where manufacturing confirms logical functionality under the set of operating conditions.
MCP	Multi Chip Package - includes the processor and the PCH. In some SKUs it might have additional On-Package Cache.
MFM	Minimum Frequency Mode. MFM is the minimum ratio supported by the processor.
MLC	Mid-Level Cache
NCTF	Non-Critical to Function. NCTF locations are typically redundant ground or non-critical reserved balls/lands, so the loss of the solder joint continuity at end of life conditions will not affect the overall product functionality.

**Table 1-2. Terminology (Sheet 3 of 3)**

Term	Description
OPC	On-Package Cache
PCH	Platform Controller Hub. The chipset with centralized platform capabilities including the main I/O interfaces along with display connectivity, audio features, power management, manageability, security, and storage features. The PCH may also be referred as "chipset".
PECI	Platform Environment Control Interface
PEG	PCI Express Graphics
PL1, PL2, PL3	Power Limit 1, Power Limit 2, Power Limit 3
Processor	The 64-bit multi-core component (package)
Processor Core	The term "processor core" refers to Si die itself, which can contain multiple execution cores. Each execution core has an instruction cache, data cache, and 256-KB L2 cache. All execution cores share the LLC.
Processor Graphics	Intel Processor Graphics
PSR	Panel Self-Refresh
Rank	A unit of DRAM corresponding to four to eight devices in parallel, ignoring ECC. These devices are usually, but not always, mounted on a single side of a SODIMM.
SCI	System Control Interrupt. SCI is used in the ACPI protocol.
SDP	Scenario Design Power.
SGX	Software Guard Extension
SHA	Secure Hash Algorithm
SSC	Spread Spectrum Clock
Storage Conditions	A non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor landings should not be connected to any supply voltages, have any I/Os biased, or receive any clocks. Upon exposure to "free air" (that is, unsealed packaging or a device removed from packaging material), the processor should be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.
STR	Suspend to RAM
TAC	Thermal Averaging Constant
TCC	Thermal Control Circuit
TDP	Thermal Design Power
TOB	Tolerance Budget
TTV TDP	Thermal Test Vehicle TDP
$V_{CC}$	Processor Core Power Supply
$V_{CCGT}$	Processor Graphics Power Supply
$V_{CCIO}$	I/O Power Supply
$V_{CCSA}$	System Agent Power Supply
$V_{CCST}$	Vcc Sustain Power Supply
$V_{DDQ}$	DDR Power Supply
VLD	Variable Length Decoding
VPID	Virtual Processor ID
$V_{SS}$	Processor Ground

## 1.9 Related Documents

Table 1-3. Related Documents

Document	Document Number / Location
Coffee Lake Platform Power Architecture Guide for the S-Processor Lines	571261
Glacier Falls Platform Design Guide (PDG)	TBD
Advanced Configuration and Power Interface 3.0	<a href="http://www.acpi.info/">http://www.acpi.info/</a>
LPDDR3 Specification	<a href="http://www.jedec.org">http://www.jedec.org</a>
DDR4 Specification	<a href="http://www.jedec.org">http://www.jedec.org</a>
High Definition Multimedia Interface specification revision 1.4	<a href="http://www.hDMI.org/manufacturer/specification.aspx">http://www.hDMI.org/manufacturer/specification.aspx</a>
Embedded DisplayPort* Specification revision 1.4	<a href="http://www.vesa.org/vesa.standards/">http://www.vesa.org/vesa.standards/</a>
DisplayPort* Specification revision 1.2	<a href="http://www.vesa.org/vesa.standards/">http://www.vesa.org/vesa.standards/</a>
PCI Express* Base Specification Revision 3.0	<a href="http://www.pcisig.com/specifications">http://www.pcisig.com/specifications</a>
Intel® 64 and IA-32 Architectures Software Developer's Manuals	<a href="http://www.intel.com/products/processor/manuals/index.htm">http://www.intel.com/products/processor/manuals/index.htm</a>

§ §

## 2 Interfaces

---

### 2.1 System Memory Interface

- Two channels of LPDDR3 and DDR4 memory with a maximum of two DIMMs per channel. DDR technologies, number of DIMMs per channel, number of ranks per channel are SKU dependent.
- UDIMM, SO-DIMM, and Memory Down support (based on SKU)
- Single-channel and dual-channel memory organization modes
- Data burst length of eight for all memory organization modes
- LPDDR3 I/O voltage of 1.2V
- DDR4 I/O Voltage of 1.2V
- 64-bit wide channels
- ECC/Non-ECC UDIMM and SODIMM DDR4 support (based on SKU)
- ECC is supported by S-Processor Line Servers and Server Workstations, and by H-Processor Line Mobile workstations SKUs only.
- Theoretical maximum memory bandwidth of:
  - 29.1 GB/s in dual-channel mode assuming 1866 MT/s
  - 33.3 GB/s in dual-channel mode assuming 2133 MT/s
  - 37.5 GB/s in dual-channel mode assuming 2400 MT/s
  - 41.6 GB/s in dual-channel mode assuming 2666 MT/s

**Note:** Memory down of all technologies (DDR4/LPDDR3) should be implemented homogeneously, which means that all DRAM devices should be from the same vendor and have the same part number. Implementing a mix of DRAM devices may cause serious signal integrity and functional issues.

**Note:** If the H/S-Processor Lines memory interface is configured to one DIMM per Channel, the processor can use either of the DIMMs, DIMM0 or DIMM1, signals CTRL[1:0] or CTRL[3:2].

#### 2.1.1 System Memory Technology Supported

The Integrated Memory Controller (IMC) supports LPDDR3 and DDR4 protocols with two independent, 64-bit wide channels.

**Table 2-1. Processor DDR Memory Speed Support (Sheet 1 of 2)**

Processor Line	DDR4 Memory Down [MT/s]	DDR4 1DPC [MT/s]	DDR4 2DPC [MT/s]	LPDDR3 [MT/s]
S-Processor Line (DT UDIMM) 6+2/8+2	N/A	2666	2666 <sup>3</sup>	N/A
S-Processor Line (DT UDIMM) 4+2	N/A	2400	2400	N/A
S-Processor Line (AIO SODIMM) 6+2/8+2	N/A	2666 <sup>4</sup>	2133 <sup>2</sup>	N/A
S-Processor Line (AIO SODIMM) 4+2	N/A	2400	2133 <sup>2</sup>	N/A

**Table 2-1. Processor DDR Memory Speed Support (Sheet 2 of 2)**

Processor Line	DDR4 Memory Down [MT/s]	DDR4 1DPC [MT/s]	DDR4 2DPC [MT/s]	LPDDR3 [MT/s]
H-Processor Line 6+2	2666	2666 <sup>4</sup>	2400	2133
H-Processor Line 8+2	2666	2666 <sup>4</sup>	2400	N/A
U-Processor Line	2400	2400	N/A	2133
<b>Notes:</b>				
<ol style="list-style-type: none"> <li>1DPC refers to when only 1 DIMM slot per Channel is routed. 2DPC refers to when 2 DIMM slots per Channel are routed and are fully populated or partially populated with 1 DIMM only.</li> <li>S-Processor SO-DIMM 2DPC is limited to 2133 MT/s due to Daisy Chain topology.</li> <li>S-Processor 6+2/8+2 DDR4 2666 MT/s 2DPC UDIMM is supported when channel is populated with the same UDIMM part number.</li> <li>DDR4 2666 MT/s support is limited to SoDIMM raw cards versions A, C, E, D and G.</li> </ol>				

- DDR4 Data Transfer Rates:
    - 2133 MT/s (PC4-2133)
    - 2400 MT/s (PC4-2400)
    - 2666 MT/s (PC4-2666)
  - LPDDR3 Data Transfer Rates:
    - 1866 MT/s
    - 2133 MT/s
  - SODIMM Modules:
    - DDR4 SODIMM/UDIMM Modules:
      - Standard 4-Gb, 8-Gb technologies and addressing are supported for x8 and x16 devices, 16-Gb technologies and addressing supported for x8 device.
- There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.
- DDR4 Memory Down: Single rank x8, x16 (based on SKU)
  - LPDDR3 Memory Down: Single and Dual Rank x32/x64 (based on SKU)

### 2.1.1.1 DDR4 Supported Memory Modules and Devices

**Table 2-2. Supported DDR4 Non-ECC UDIMM Module Configurations (S-Processor Lines)**

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
A	4 GB	4 Gb	512M x 8	8	1	15/10	16	8K
A	8 GB	8 Gb	1024M x 8	8	1	16/10	16	8K
B	8 GB	4 Gb	512M x 8	16	2	15/10	16	8K
B	16 GB	8 Gb	1024M x 8	16	2	16/10	16	8K
B	32 GB	16 Gb	2048M x 8	16	2	17/10	16	8K
C	2 GB	4 Gb	256M x 16	4	1	15/10	8	8K
C	4 GB	8 Gb	512M x 16	4	1	16/10	8	8K

**Table 2-3. Supported DDR4 ECC UDIMM Module Configurations (S-Processor Lines)**

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
D	4 GB	4 Gb	512M x 8	9	1	15/10	16	8K
D	8 GB	8 Gb	1024M x 8	9	1	16/10	16	8K
E	8 GB	4 Gb	512M x 8	18	2	15/10	16	8K
E	16 GB	8 Gb	1024M x 8	18	2	16/10	16	8K
E	32 GB	16 Gb	2048M x 8	18	2	17/10	16	8K

**Table 2-5. Supported DDR4 Non-ECC SODIMM Module Configurations (H/U-Processor Lines)**

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
A	4 GB	4 Gb	512M x 8	8	1	15/10	16	8K
A	8 GB	8 Gb	1024M x 8	8	1	16/10	16	8K
B	8 GB	4 Gb	512M x 8	16	2	15/10	16	8K
B	16 GB	8 Gb	1024M x 8	16	2	16/10	16	8K
C	2 GB	4 Gb	256M x 16	4	1	15/10	8	8K
C	4 GB	8 Gb	512M x 16	4	1	16/10	8	8K
E	8 GB	4 Gb	512M x 8	16	2	15/10	16	8K
E	16 GB	8 Gb	1024M x 8	16	2	16/10	16	8K
E	32 GB	16 Gb	2048M x 8	16	2	17/10	16	8K

**Table 2-6. Supported DDR4 ECC SODIMM Module Configurations (S/H-Processor Lines)**

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
D	4 GB	4 Gb	512M x 8	9	1	15/10	16	8K
D	8 GB	8 Gb	1024M x 8	9	1	16/10	16	8K
G	8 GB	4 Gb	512M x 8	18	2	15/10	16	8K
G	16 GB	8 Gb	1024M x 8	18	2	16/10	16	8K
H	8 GB	4 Gb	512M x 8	18	2	15/10	16	8K
H	16 GB	8 Gb	1024M x 8	18	2	16/10	16	8K

**Notes:**

- Not all H/S -Processors support ECC. ECC support depends on Processor skew, refer DCI for support capabilities.

**Table 2-7. Supported DDR4 Memory Down Device Configuration/U-Processor Lines**

Max System Capacity 1R (HU)	Max System Capacity 2R (H)	PKG Type (Die bits x PKG Bits)	DRAM Organization / PKG Type	PKG Density	Die Density	PKGs Per Channel (1R,2R)	Banks Inside DRAM	Page Size
8 GB	16 GB	SDP 8x8	512M x 8	4 Gb	4 Gb	8,16	16	8K
16 GB	32 GB	SDP 8x8	1024M x 8	8 Gb	8 Gb	8,16	16	8K
4 GB	N/A	SDP 16x16	256M x 16	4 Gb	4 Gb	4	8	8K
8 GB	N/A	SDP 16x16	512M x 16	8 Gb	8 Gb	4	8	8K
16 GB	N/A	DDP 8x16	1024M x 16	16 Gb	8 Gb	4	16	8K
16 GB	N/A	SDP 8x16	2048M x 16	16 Gb	16 Gb	4	16	8K
32 GB	64GB	SDP 8x8	2048M x 8	16 Gb	16 Gb	8,16	16	8K

**Table 2-8. Supported LPDDR3 x32 DRAMs Configurations (U/H-Processor Line)**

Max System Capacity	PKG Type (Dies bits x PKG Bits)	DRAM Organization / PKG Type	Die Density	PKG Density	Dies Per Channel	PKGs Per Channel	Physical Device Rank	Banks Inside DRAM	Page Size
2 GB	SDP 32x32	128Mx32	4 Gb	4 Gb	2	2	1	8	8K
4 GB	DDP 32x32	256Mx32	4 Gb	8 Gb	4	2	2	8	8K
8 GB	QDP 16x32	512Mx32	4 Gb	16 Gb	8	2	2	8	8K
4 GB	SDP 32x32	256Mx32	8 Gb	8 Gb	2	2	1	8	8K
8 GB	DDP 32x32	512Mx32	8 Gb	16 Gb	4	2	2	8	8K
16 GB	QDP 16x32	1024Mx32	8 Gb	32 Gb	8	2	2	8	8K

*Notes:*

1. x32 devices are 178 balls.
2. SDP = Single Die Package, DDP = Dual Die Package, QDP = Quad Die Package.

**Table 2-9. Supported LPDDR3 x64 DRAMs Configurations (U-Processor Line)**

Max System Capacity	PKG Type (Dies bits x PKG Bits)	DRAM Organization / PKG Type	Die Density	PKG Density	Dies Per Channel	PKGs Per Channel	Physical Device Rank	Banks Inside DRAM	Page Size
2 GB	DDP 32x64	128Mx64	4 Gb	8 Gb	2	1	1	8	8K
4 GB	QDP 32x64	256Mx64	4 Gb	16 Gb	4	1	2	8	8K
4 GB	DDP 32x64	256Mx64	8 Gb	16 Gb	2	1	1	8	8K
8 GB	QDP 32x64	512Mx64	8 Gb	32 Gb	4	1	2	8	8K

*Notes:*

1. x64 devices are 253 balls.
2. SDP = Single Die Package, DDP = Dual Die Package, QDP = Quad Die Package.

## 2.1.2 System Memory Timing Support

The IMC supports the following DDR Speed Bin, CAS Write Latency (CWL), and command signal mode timings on the main memory interface:

- tCL = CAS Latency
- tRCD = Activate Command to READ or WRITE Command delay
- tRP = PRECHARGE Command Period
- CWL = CAS Write Latency
- Command Signal modes:
  - 1N indicates a new DDR4 command may be issued every clock
  - 2N indicates a new DDR4 command may be issued every 2 clocks

**Table 2-10. DRAM System Memory Timing Support**

DRAM Device	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC (SODIMM Only)	CMD Mode
DDR4	2133	15/16	14/15/16	15/16	11/14/14	1 or 2	1N/2N
DDR4	2400	17	17	17	12/16/16	1 or 2	2N
DDR4	2666	19	19	19	9/10/11/ 12/14/16/ 18	1 or 2	2N

**Table 2-11. DRAM System Memory Timing Support (LPDDR3)**

DRAM Device	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRPpb <sup>1</sup> (tCK)	tRPab <sup>2</sup> (tCK)	CWL (tCK)
LPDDR3	1866	14	17	17	20	11
LPDDR3	2133	16	20	20	23	13

**Notes:**

1. tRPpb = Row Precharge typical time (single bank).
2. tRPab = Row Precharge typical time (all banks).

## 2.1.3 System Memory Organization Modes

The IMC supports two memory organization modes, single-channel and dual-channel. Depending upon how the DDR Schema and DIMM Modules are populated in each memory channel, a number of different configurations can exist.

### Single-Channel Mode

In this mode, all memory cycles are directed to a single channel. Single-Channel mode is used when either the Channel A or Channel B DIMM connectors are populated in any order, but not both.


### Dual-Channel Mode – Intel® Flex Memory Technology Mode

The IMC supports Intel Flex Memory Technology Mode. Memory is divided into a symmetric and asymmetric zone. The symmetric zone starts at the lowest address in each channel and is contiguous until the asymmetric zone begins or until the top

address of the channel with the smaller capacity is reached. In this mode, the system runs with one zone of dual-channel mode and one zone of single-channel mode, simultaneously, across the whole memory array.

**Note:** Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa. However, channel A size should be greater or equal to channel B size.

**Figure 2-1. Intel® Flex Memory Technology Operations**



#### Dual-Channel Symmetric Mode (Interleaved Mode)

Dual-Channel Symmetric mode, also known as interleaved mode, provides maximum performance on real world applications. Addresses are ping-ponged between the channels after each cache line (64-byte boundary). If there are two requests, and the second request is to an address on the opposite channel from the first, that request can be sent before data from the first request has returned. If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are ensured to be on opposite channels. Use Dual-Channel Symmetric mode when both Channel A and Channel B DIMM connectors are populated in any order, with the total amount of memory in each channel being the same.

When both channels are populated with the same memory capacity and the boundary between the dual channel zone and the single channel zone is the top of memory, IMC operates completely in Dual-Channel Symmetric mode.

**Note:** The DRAM device technology and width may vary from one channel to the other.

#### 2.1.4 System Memory Frequency

In all modes, the frequency of system memory is the lowest frequency of all memory modules placed in the system, as determined through the SPD registers on the memory modules. The system memory controller supports up to two DIMM connectors per channel. If DIMMs with different latency are populated across the channels, the

BIOS will use the slower of the two latencies for both channels. For Dual-Channel modes both channels should have a DIMM connector populated. For Single-Channel mode, only a single channel can have a DIMM connector populated.

## 2.1.5 Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)

The following sections describe the Just-in-Time Scheduling, Command Overlap, and Out-of-Order Scheduling Intel FMA technology enhancements.

### Just-in-Time Command Scheduling

The memory controller has an advanced command scheduler where all pending requests are examined simultaneously to determine the most efficient request to be issued next. The most efficient request is picked from all pending requests and issued to system memory Just-in-Time to make optimal use of Command Overlapping. Thus, instead of having all memory access requests go individually through an arbitration mechanism forcing requests to be executed one at a time, they can be started without interfering with the current request allowing for concurrent issuing of requests. This allows for optimized bandwidth and reduced latency while maintaining appropriate command spacing to meet system memory protocol.

### Command Overlap

Command Overlap allows the insertion of the DRAM commands between the Activate, Pre-charge, and Read/Write commands normally used, as long as the inserted commands do not affect the currently executing command. Multiple commands can be issued in an overlapping manner, increasing the efficiency of system memory protocol.

### Out-of-Order Scheduling

While leveraging the Just-in-Time Scheduling and Command Overlap enhancements, the IMC continuously monitors pending requests to system memory for the best use of bandwidth and reduction of latency. If there are multiple requests to the same open page, these requests would be launched in a back to back manner to make optimum use of the open memory page. This ability to reorder requests on the fly allows the IMC to further reduce latency and increase bandwidth efficiency.

## 2.1.6 Data Scrambling

The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result, the system memory controller uses a data scrambling feature to create pseudo-random patterns on the system memory data bus to reduce the impact of any excessive di/dt.

## 2.1.7 ECC H-Matrix Syndrome Codes

Table 2-12. ECC H-Matrix Syndrome Codes

Syndrome Value	Flipped Bit	Syndrome Value	Flipped Bit	Syndrome Value	Flipped Bit	Syndrome Value	Flipped Bit
0				No Error			
1	64	37	26	81	2	146	53
2	65	38	46	82	18	148	4
4	66	41	61	84	34	152	20
7	60	42	9	88	50	161	49
8	67	44	16	97	21	162	1
11	36	47	23	98	38	164	17
13	27	49	63	100	54	168	33
14	3	50	47	104	5	176	44
16	68	52	14	112	52	193	8
19	55	56	30	128	71	194	24
21	10	64	70	131	22	196	40
22	29	67	6	133	58	200	56
25	45	69	42	134	13	208	19
26	57	70	62	137	28	224	11
28	0	73	12	138	41	241	7
31	15	74	25	140	48	242	31
32	69	76	32	143	43	244	59
35	39	79	51	145	37	248	35
<b>Notes:</b>							
1. All other syndrome values indicate unrecoverable error (more than one error).							
2. This table is relevant only for H-Processor ECC supported SKUs.							

## 2.1.8 DDR I/O Interleaving

The processor supports I/O interleaving, which has the ability to swap DDR bytes for routing considerations. BIOS configures the I/O interleaving mode before DDR training.

There are 2 supported modes:

- Interleave (IL)
- Non-Interleave (NIL)

The following table and figure describe the pin mapping between the IL and NIL modes.


Table 2-13. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping (Sheet 1 of 2)

IL (DDR4)		NIL (DDR4, LPDDR3)	
Channel	Byte	Channel	Byte
DDRO	Byte0	DDRO	Byte0
DDRO	Byte1	DDRO	Byte1
DDRO	Byte2	DDRO	Byte4

Table 2-13. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping (Sheet 2 of 2)

IL (DDR4)		NIL (DDR4, LPDDR3)	
Channel	Byte	Channel	Byte
DDR0	Byte3	DDR0	Byte5
DDR0	Byte4	DDR1	Byte0
DDR0	Byte5	DDR1	Byte1
DDR0	Byte6	DDR1	Byte4
DDR0	Byte7	DDR1	Byte5
DDR1	Byte0	DDR0	Byte2
DDR1	Byte1	DDR0	Byte3
DDR1	Byte2	DDR0	Byte6
DDR1	Byte3	DDR0	Byte7
DDR1	Byte4	DDR1	Byte2
DDR1	Byte5	DDR1	Byte3
DDR1	Byte6	DDR1	Byte6
DDR1	Byte7	DDR1	Byte7

Figure 2-2. Interleave (IL) and Non-Interleave (NIL) Modes Mapping



## 2.1.9 Data Swapping

By default, the processor supports on-board data swapping in two manners (for all segments and DRAM technologies):

- byte (DQ+DQS) swapping between bytes in the same channel.
- bit swapping within specific byte. ECC Byte swapping (with other Bytes) is not allowed, ECC bits swap is allowed.



### 2.1.10 DRAM Clock Generation

Every supported rank has a differential clock pair. There are a total of four clock pairs driven directly by the processor to DRAM.

### 2.1.11 DRAM Reference Voltage Generation

The memory controller has the capability of generating the LPDDR3 and DDR4 Reference Voltage (VREF) internally for both read and write operations. The generated VREF can be changed in small steps, and an optimum VREF value is determined for both during a cold boot through advanced training procedures in order to provide the best voltage to achieve the best signal margins.

### 2.1.12 Data Swizzling

All Processor Lines does not have die-to-package DDR swizzling.

## 2.2 PCI Express\* Graphics Interface (PEG)

### Note:

The processor's PCI Express\* interface is present only in 2-Chip platform processors.

This section describes the PCI Express\* interface capabilities of the processor. Refer the *PCI Express Base\* Specification 3.0* for details on PCI Express\*.

### 2.2.1 PCI Express\* Support

The processor's PCI Express\* interface is a 16-lane (x16) port that can also be configured as multiple ports at narrower widths (Refer [Table 2-14](#), [Table 2-15](#)).

The processor supports the configurations shown in the following table.

**Table 2-14. PCI Express\* Bifurcation and Lane Reversal Mapping**

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

**Notes:**

1. For CFG bus details, refer to [Section 6.4](#).
2. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
3. In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
  - Connect lane 0 of 1<sup>st</sup> device to lane 0.
  - Connect lane 0 of 2<sup>nd</sup> device to lane 8.
  - Connect lane 0 of 3<sup>rd</sup> device to lane 12.

For example:

- a. When using 1x8 + 2x4, the 8 lane device should use lanes 0:7.
- b. When using 1x4 + 1x2, the 4 lane device should use lanes 0:3, and other 2 lanes device should use lanes 8:9.
- c. When using 1x4 + 1x2 + 1x1, 4 lane device should use lanes 0:3, two lane device should use lanes 8:9, one lane device should use lane 12.

4. for reversal lanes, for example:  
When using 1x8, the 8 lane device should use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.

The processor supports the following:

- Hierarchical PCI-compliant configuration mechanism for downstream devices.
- Traditional PCI style traffic (asynchronous snooped, PCI ordering).
- PCI Express\* extended configuration space. The first 256 bytes of configuration space aliases directly to the PCI Compatibility configuration space. The remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is known as extended configuration space.
- PCI Express\* Enhanced Access Mechanism. Accessing the device configuration space in a flat memory mapped fashion.
- Automatic discovery, negotiation, and training of link out of reset.
- Peer segment destination posted write traffic (no peer-to-peer read traffic) in Virtual Channel 0: DMI -> PCI Express\* Port 0.
- 64-bit downstream address format, but the processor never generates an address above 512 GB (Bits 63:39 will always be zeros).
- 64-bit upstream address format, but the processor responds to upstream read transactions to addresses above 512 GB (addresses where any of Bits 63:39 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 512 GB will be dropped.
- Re-issues Configuration cycles that have been previously completed with the Configuration Retry status.
- PCI Express\* reference clock is 100-MHz differential clock.

- Power Management Event (PME) functions.
- Dynamic width capability.
- Message Signaled Interrupt (MSI and MSI-X) messages.
- Lane reversal
- Full Advance Error Reporting (AER) and control capabilities are supported only on Server SKUs.

The following table summarizes the transfer rates and theoretical bandwidth of PCI Express\* link.

**Table 2-15. PCI Express\* Maximum Transfer Rates and Theoretical Bandwidth**

PCI Express* Generation	Encoding	Maximum Transfer Rate [GT/s]	Theoretical Bandwidth [GB/s]				
			x1	x2	x4	x8	x16
Gen 1	8b/10b	2.5	0.25	0.5	1.0	2.0	4.0
Gen 2	8b/10b	5	0.5	1.0	2.0	4.0	8.0
Gen 3	128b/130b	8	1.0	2.0	3.9	7.9	15.8

**Note:** The processor has limited support for Hot-Plug. For details, refer to [Section 4.4](#).

## 2.2.2 PCI Express\* Architecture

Compatibility with the PCI addressing model is maintained to ensure that all existing applications and drivers operate unchanged.

The PCI Express\* configuration uses standard mechanisms as defined in the PCI Plug and-Play specification. The processor PCI Express\* ports support Gen 3. At 8 GT/s, Gen3 operation results in twice as much bandwidth per lane as compared to Gen 2 operation. The 16 lanes port can operate at 2.5 GT/s, 5 GT/s, or 8 GT/s.


Gen 3 PCI Express\* uses a 128b/130b encoding which is about 23% more efficient than the 8b/10b encoding used in Gen 1 and Gen 2.

The PCI Express\* architecture is specified in three layers – Transaction Layer, Data Link Layer, and Physical Layer. Refer the *PCI Express Base Specification 3.0* for details of PCI Express\* architecture.

## 2.2.3 PCI Express\* Configuration Mechanism

The PCI Express\* (external graphics) link is mapped through a PCI-to-PCI bridge structure.

**Figure 2-3. PCI Express\* Related Register Structures in the Processor**



PCI Express\* extends the configuration space to 4096 bytes per-device/function, as compared to 256 bytes allowed by the conventional PCI specification. PCI Express\* configuration space is divided into a PCI-compatible region (that consists of the first 256 bytes of a logical device's configuration space) and an extended PCI Express\* region (that consists of the remaining configuration space). The PCI-compatible region can be accessed using either the mechanisms defined in the PCI specification or using the enhanced PCI Express\* configuration access mechanism described in the PCI Express\* Enhanced Configuration Mechanism section.

The PCI Express\* Host Bridge is required to translate the memory-mapped PCI Express\* configuration space accesses from the host processor to PCI Express\* configuration cycles. To maintain compatibility with PCI configuration addressing mechanisms, it is recommended that system software access the enhanced configuration space using 32-bit operations (32-bit aligned) only. Refer the PCI Express Base Specification for details of both the PCI-compatible and PCI Express\* Enhanced configuration mechanisms and transaction rules.

## 2.2.4 PCI Express\* Equalization Methodology

Link equalization requires equalization for both TX and RX sides for the processor and for the End point device.

Adjusting transmitter and receiver of the lanes is done to improve signal reception quality and for improving link robustness and electrical margin.

The link timing margins and voltage margins are strongly dependent on equalization of the link.

**Note:** No PCIe RX Equalization register is supported for manual tuning.

The processor supports the following:



- Full TX Equalization: Three Taps Linear Equalization (Pre, Current and Post cursors), with FS/LF (Full Swing /Low Frequency) 24/8 values respectively.
- Full RX Equalization and acquisition for: AGC (Adaptive Gain Control), CDR (Clock and Data Recovery), adaptive DFE (decision feedback equalizer) and adaptive CTLE peaking (continuous time linear equalizer).
- Full adaptive phase 3 EQ compliant with PCI Express\* Gen 3 specification.

Refer the *PCI Express\* Base Specification 3.0* for details on PCI Express\* equalization.

## 2.3 Direct Media Interface (DMI)

**Note:** The DMI interface is only present in 2-Chip platform processors.

Direct Media Interface (DMI) connects the processor and the PCH.

Main characteristics:

- 4 lanes Gen 3 DMI support
- 8 GT/s point-to-point DMI interface to PCH
- DC coupling - no capacitors between the processor and the PCH
- PCH end-to-end lane reversal across the link
- Half-Swing support (low-power/low-voltage)
- DMI Supports L0s and L1 Link states (depending on the PCH SKU and support)

**Note:** Only DMI x4 configuration is supported.

### 2.3.1 DMI Lane Reversal and Polarity Inversion


Lane Reversal is only supported in PCH DMI Link, PCH DMI Lane Reversal is enabled or disabled through SoftStrap.

**Note:** Polarity Inversion and Lane Reversal on DMI Link are not allowed in S-Processor Line paired with Intel® 200 (including X299) and Intel® Z370 Series Chipset Families.

**Note:** Polarity Inversion is supported on all the Receiver Lanes. Processor DMI will autonomously detects the polarity inversion (Rx+ and Rx- is connected reversed) based on the Training Sequence received and enabled it during Link Training.

**Note:** Processor DMI Lane Reversal is not supported, However PCH DMI Lane reversal is supported refer [Figure 2-4, "Example for DMI Lane Reversal Connection"](#) for more information.

Figure 2-4. Example for DMI Lane Reversal Connection



### 2.3.2 DMI Error Flow

DMI can only generate SERR in response to errors; never SCI, SMI, MSI, PCI INT, or GPE. Any DMI related SERR activity is associated with Device 0.

### 2.3.3 DMI Link Down

The DMI link going down is a fatal, unrecoverable error. If the DMI data link goes to data link down, after the link was up, then the DMI link hangs the system by not allowing the link to retrain to prevent data corruption. This link behavior is controlled by the PCH.

Downstream transactions that had been successfully transmitted across the link prior to the link going down may be processed as normal. No completions from downstream, non-posted transactions are returned upstream over the DMI link after a link down event.

## 2.4 Processor Graphics

The processor graphics is based on Gen 9 LP (generation 9 Low Power) graphics core architecture that enables substantial gains in performance and lower-power consumption over prior generations.

The processor graphics architecture delivers high dynamic range of scaling to address segments spanning low power to high power, increased performance per watt, support for next generation of APIs. Gen 9 LP scalable architecture is partitioned by usage domains along Render/Geometry, Media, and Display. The architecture also delivers very low-power video playback and next generation analytic and filters for imaging-related applications. The new Graphics Architecture includes 3D compute elements, Multi-format HW assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior high definition playback, video quality, and improved 3D performance and media.

The Display Engine handles delivering the pixels to the screen. GSA (Graphics in System Agent) is the primary channel interface for display memory accesses and PCI-like traffic in and out.

The display engine supports the latest display standards such as eDP\* 1.4, DP\* 1.2, HDMI\* 1.4, HW support for blend, scale, rotate, compress, high PPI support, and advanced SRD2 display power management.

### 2.4.1 API Support (Windows\*)

- Direct3D\* 2015, Direct3D\* 11.2, Direct3D\* 11.1, Direct3D\* 9, Direct3D\* 10, Direct2D\*
- OpenGL\* 4.5
- OpenCL\* 2.1, OpenCL\* 2.0, OpenCL\* 1.2

DirectX\* extensions:

- PixelSync, InstantAccess, Conservative Rasterization, Render Target Reads, Floating-point De-norms, Shared Virtual memory, Floating Point atomics, MSAA sample-indexing, Fast Sampling (Coarse LOD), Quilted Textures, GPU Enqueue Kernels, GPU Signals processing unit. Other enhancements include color compression.

Gen 9 LP architecture delivers hardware acceleration of Direct X\* 11 Render pipeline comprising the following stages: Vertex Fetch, Vertex Shader, Hull Shader, Tessellation, Domain Shader, Geometry Shader, Rasterizer, Pixel Shader, Pixel Output.

### 2.4.2 Media Support (Intel® QuickSync and Clear Video Technology HD)

Gen 9 LP implements multiple media video codecs in hardware as well as a rich set of image processing algorithms.

**Note:** All supported media codecs operate on 8 bpc, YCbCr 4:2:0 video profiles.

#### 2.4.2.1 Hardware Accelerated Video Decode

Gen 9 LP implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.

The HW decode is exposed by the graphics driver using the following APIs:

- Direct3D\* 9 Video API (DXVA2)
- Direct3D11 Video API
- Intel Media SDK
- MFT (Media Foundation Transform) filters.

Gen 9 LP supports full HW accelerated video decoding for AVC/VC1/MPEG2/HEVC/VP8/JPEG.

**Table 2-16. Hardware Accelerated Video Decoding**

Codec	Profile	Level	Maximum Resolution
MPEG2	Main	Main High	1080p
VC1/WMV9	Advanced Main Simple	L3 High Simple	3840x3840
AVC/H264	High Main MVC and stereo	L5.1	2160p(4K)
VP8	0	Unified level	1080p
JPEG/MJPEG	Baseline	Unified level	16k x16k
HEVC/H265 (8 bits)	Main	L5.1	2160(4K)
HEVC/H265 (10 bits)	Main BT2020, isolate Dec	L5.1	2160(4K)
VP9	0 (4:2:0 Chroma 8-bit)	Unified level	2160(4K)

Expected performance:

- More than 16 simultaneous decode streams @ 1080p.

**Note:** Actual performance depends on the processor SKU, content bit rate, and memory frequency. Hardware decode for H264 SVC is not supported.

#### 2.4.2.2 Hardware Accelerated Video Encode

Gen 9 LP implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.

The HW encode is exposed by the graphics driver using the following APIs:

- Intel Media SDK
- MFT (Media Foundation Transform) filters

Gen 9 LP supports full HW accelerated video encoding for AVC/MPEG2/HEVC/VP8/JPEG.

**Table 2-17. Hardware Accelerated Video Encode (Sheet 1 of 2)**

Codec	Profile	Level	Maximum Resolution
MPEG2	Main	High	1080p
AVC/H264	High Main	L5.1	2160p(4K)

**Table 2-17. Hardware Accelerated Video Encode (Sheet 2 of 2)**

Codec	Profile	Level	Maximum Resolution
VP8	Unified profile	Unified level	—
JPEG	Baseline	—	16Kx16K
HEVC/H265	Main	L5.1	2160p(4K)
VP9	Support 8 bits 4:2:0 BT2020 may be obtained the pre/post processing	—	—

**Note:** Hardware encode for H264 SVC is not supported.

#### 2.4.2.3 Hardware Accelerated Video Processing

There is hardware support for image processing functions such as De-interlacing, Film cadence detection, Advanced Video Scaler (AVS), detail enhancement, image stabilization, gamut compression, HD adaptive contrast enhancement, skin tone enhancement, total color control, Chroma de-noise, SFC pipe (Scalar and Format Conversion), memory compression, Localized Adaptive Contrast Enhancement (LACE), spatial de-noise, Out-Of-Loop De-blocking (from AVC decoder), 16 bpc support for de-noise/de-mosaic.

There is support for Hardware assisted Motion Estimation engine for AVC/MPEG2 encode, True Motion, and Image stabilization applications.

The HW video processing is exposed by the graphics driver using the following APIs:

- Direct3D\* 9 Video API (DXVA2)
- Direct3D 11 Video API
- Intel Media SDK
- MFT (Media Foundation Transform) filters
- Intel CUI SDK

**Note:** Not all features are supported by all the above APIs. Refer to the relevant documentation for more details.

#### 2.4.2.4 Hardware Accelerated Transcoding

Transcoding is a combination of decode video processing (optional) and encode. Using the above hardware capabilities can accomplish a high-performance transcode pipeline. There is not a dedicated API for transcoding.

The processor graphics supports the following transcoding features:

- Low-power and low-latency AVC encoder for video conferencing and Wireless Display applications.
- Lossless memory compression for media engine to reduce media power.
- HW assisted Advanced Video Scaler.
- Low power Scaler and Format Converter.

Expected performance:

- U-Processor Line: 12x 1080p30 RT (same as previous generation).
- H-Processor Line: 18x 1080p30 RT (same as previous generation).

- S-Processor Line: 18x 1080p30 RT (same as previous generation).

**Note:** Actual performance depends on Processor Line, video processing algorithms used, content bit rate, and memory frequency.

### 2.4.3 Switchable/Hybrid Graphics

The processor supports Switchable/Hybrid graphics.

Switchable graphics: The Switchable Graphics feature allows the user to switch between using the Intel integrated graphics and a discrete graphics card. The Intel Integrated Graphics driver will control the switching between the modes. In most cases it will operate as follows: when connected to AC power - Discrete graphic card; when connected to DC (battery) - Intel integrated GFX.

Hybrid graphics: Intel integrated graphics and a discrete graphics card work cooperatively to achieve enhanced power and performance.

**Table 2-18. Switchable/Hybrid Graphics Support**

Operating System	Hybrid Graphics	Switchable Graphics <sup>2</sup>
Windows* 7 (64 bit)	N/A	Yes <sup>1</sup>
Windows* 8.1 (64 bit)	Yes <sup>1</sup>	N/A
Windows* 10 (64 bit)	Yes <sup>1</sup>	N/A
<b>Note:</b>		
1. Contact graphics vendor to check for support.		
2. Intel does not validate any SG configurations on Win* 8.1 or Win* 10.		

## 2.4.4 Gen 9 LP Video Analytics


There is HW assist for video analytics filters such as scaling, convolve 2D/1D, minmax, 1P filter, erode, dilate, centroid, motion estimation, flood fill, cross correlation, Local Binary Pattern (LBP).

Figure 2-5. Video Analytics Common Use Cases

Usage	Scaling	Convolve 2D / 1D	MinMax Filter	Erode	Dilate	Centroid	Motion Estimation	Floodfill	Cross Correlation	LBP Creation
Face Detection	█	█	█	█	█	█				
Face Expressions	█	█	█			█				
Face Recognition	█	█				█				█
Face Tracking		█	█				█			
Gesture Detection	█	█	█	█	█	█		█		
Gesture Tracking		█					█			
Scene Identification	█	█	█			█				
2D to 3D Video	█	█					█			█
Object Detection	█	█	█	█	█	█		█		
Object Tracking		█					█			
Video Enhancement	█	█	█	█	█	█	█			
Video Segmentation	█	█	█				█			
Visual Search	█	█	█	█	█	█				
Stereo	█	█					█	█	█	█
Superes	█	█						█		

## 2.4.5 Gen 9 LP (9th Generation Low Power) Block Diagram

Figure 2-6. Gen 9 LP Block Diagram



## 2.4.6 GT2 Graphic Frequency

Table 2-19. GT2/3 Graphics Frequency (S/H/U-Processor Line)

Segment	GT Unslice	GT Unslice + 1 GT Slice	GT Unslice + 2 GT Slice
S-Processor Line - 6-Core with GT2	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	—
H-Processor Line - 6-Core with GT2	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	—

## 2.5 Display Interfaces

### 2.5.1 DDI Configuration

The processor supports single eDP\* interface and 2 or 3 DDI interfaces (depends on segment).

**Table 2-20. DDI Ports Availability**

Ports	Port Name in VBT	U-Processor Line <sup>2,3</sup>	H-Processor Line 2,3	S-Processor Line <sup>2,3</sup>
DDI0 - eDP	Port A	Yes	Yes	Yes
DDI1	Port B	Yes	Yes	Yes
DDI2	Port C	Yes	Yes	Yes
DDI3	Port D	No <sup>4</sup>	Yes	Yes
DDI4 - eDP/VGA	Port E	No	Yes <sup>1</sup>	Yes <sup>1</sup>

**Notes:**

1. For more information, Refer [Section 2.5.2, "eDP\\* Bifurcation"](#).
2. 3xDDC (DDPB, DDPC, DDPD) are valid for all the processor SKUs (for U-Processor Line DDC signals description, refer to Intel® 300 Series Chipset Families Platform Controller Hub Datasheet).
3. 5xHPD (PCH) inputs (eDP\_HPD, DDPB\_HPD0, DDPC\_HPD1, DDPD\_HPD2, DDPE\_HPD3) are valid for all processor SKUs.
4. No Port D for U-Processor Line. DDI3\_AUX are exists as reserved.
5. VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board.

- DDI interface can be configured as DisplayPort\* or HDMI\*.
- Each DDI can support dual mode (DP++).
- Each DDI can support DVI (DVI max resolution is 1920x1200 @ 60 Hz).
- The DisplayPort\* can be configured to use 1, 2, or 4 lanes depending on the bandwidth requirements and link data rate.
- DDI ports notated as: DDI B, C, D.
- H/S-Processor Line processors supports eDP and up to 3 DDI supporting DP/HDMI\*.
- U-Processor Line supports eDP and up to 2 DDI supporting DP/HDMI\*.
- AUX/DDC signals are valid for each DDI Port. (Two for U-Processor Lines, and three for HS-Processor Lines).
- Total Five dedicated HPD (Hot plug detect signals) are valid for all processor SKUs.

**Note:** SSC is supported in eDP\*/DP for all Processor Lines.

**Note:** The processor platform supports DP Type-C implementation with additional discrete components.

### 2.5.2 eDP\* Bifurcation

- eDP bifurcation is not applicable for U -Processor Line.
- eDP bifurcation for H/S-Processor Line can be used for: DP x2 upper lanes (DDIE) for VGA support and eDP x2 lower lanes. Both eDP ports can be used simultaneously.

**Table 2-21. VGA and Embedded DisplayPort\* (eDP\*) Bifurcation Summary**

Port	U/Y-Processor Line
eDP - DDIA (eDP lower x2 lanes, [1:0])	N/A
VGA - DDIE <sup>2</sup> (DP upper x2 lanes, [3:2])	N/A

**Notes:**

1. Requires a DP to VGA converter.
2. DP-to-VGA converter on the processor ports is supported using external dongle only, display driver software for VGA dongles which configures the VGA port as a DP branch device.

**Table 2-22. VGA and Embedded DisplayPort\* (eDP\*) Bifurcation Summary**

Port	H-Processor Line
eDP - DDIA (eDP lower x2 lanes, [1:0])	Yes
VGA - DDIE <sup>2</sup> (DP upper x2 lanes, [3:2])	Yes <sup>1</sup>

**Notes:**

1. Requires a DP to VGA converter.
2. DP-to-VGA converter on the processor ports is supported using external dongle only, display driver software for VGA dongles which configures the VGA port as a DP branch device.

**Table 2-23. VGA and Embedded DisplayPort\* (eDP\*) Bifurcation Summary**

Port	S-Processor Line
eDP - DDIA (eDP lower x2 lanes, [1:0])	Yes
VGA - DDIE <sup>2</sup> (DP upper x2 lanes, [3:2])	Yes <sup>1</sup>

**Notes:**

1. Requires a DP to VGA converter.
2. DP-to-VGA converter on the processor ports is supported using external dongle only, display driver software for VGA dongles which configures the VGA port as a DP branch device.

**Table 2-24. VGA and Embedded DisplayPort\* (eDP\*) Bifurcation Summary**

Port	U-Processor Line	H-Processor Line	S-Processor Line
eDP - DDIA (eDP lower x2 lanes, [1:0])	N/A	Yes	Yes
VGA - DDIE <sup>2</sup> (DP upper x2 lanes, [3:2])	N/A	Yes <sup>1</sup>	Yes <sup>1</sup>

**Notes:**

1. Requires a DP to VGA converter.
2. DP-to-VGA converter on the processor ports is supported using external dongle only, display driver software for VGA dongles which configures the VGA port as a DP branch device.
3. For example, DT SKUs can use eDP\_AUX for VGA converter which is available as free Design but HPD should be used as DDPE\_HPD3.

**Table 2-25. Embedded DisplayPort\* (eDP\*)/DDI Ports Availability (Sheet 1 of 2)**

Ports	Port name in VBT	U/Y-Processor Line <sup>2,3</sup>
DDIO - eDP	Port A	Yes

**Table 2-25. Embedded DisplayPort\* (eDP\*)/DDI Ports Availability (Sheet 2 of 2)**

Ports	Port name in VBT	U/Y-Processor Line <sup>2,3</sup>
DDI1	Port B	Yes
DDI2	Port C	Yes
DDI3	Port D	No <sup>4</sup>
DDI4 - eDP/VGA	Port E	No

**Notes:**

1. Port E is bifurcated from eDP, when VGA is used, needs to use available AUX (if HDMI\* is in used).
  - a. For example, DT can use eDP\_AUX for VGA converter which is available as free Design but HPD should be used as DDPE\_HPD3.
2. 3xDDC (DDPB, DDPC, DDPD) are valid for all the processor SKUs (for U/Y-Processor Line DDC signals description, refer to the PCH datasheet).
3. 5xHPD (PCH) inputs (eDP\_HPD, DDPB\_HPD0, DDPC\_HPD1, DDPD\_HPD2, DDPE\_HPD3) are valid for all processor SKUs.
4. No Port D for U-Processor Line. DDI3\_AUX exists as reserved.
5. VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board.

**Table 2-26. Embedded DisplayPort\* (eDP\*)/DDI Ports Availability**

Ports	Port name in VBT	H-Processor Line <sup>2,3</sup>
DDIO - eDP	Port A	Yes
DDI1	Port B	Yes
DDI2	Port C	Yes
DDI3	Port D	Yes
DDI4 - eDP/VGA	Port E	Yes <sup>1</sup>

**Notes:**

1. Port E is bifurcated from eDP, when VGA is used need to use available AUX (if HDMI\* is in used).
  - a. For example, DT can use eDP\_AUX for VGA converter which is available as free Design but HPD should be used as DDPE\_HPD3.
2. 3xDDC (DDPB, DDPC, DDPD) are valid for all the processor SKUs (for U/Y-Processor Line DDC signals description, refer to 7th Generation Intel® Processor Families I/O PCH).
3. 5xHPD (PCH) inputs (eDP\_HPD, DDPB\_HPD0, DDPC\_HPD1, DDPD\_HPD2, DDPE\_HPD3) are valid for all processor SKUs.
4. No Port D for U-Processor Line, DDI3\_AUX are exists as reserved.
5. VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board

**Table 2-27. Embedded DisplayPort\* (eDP\*)/DDI Ports Availability**

Ports	Port name in VBT	S-Processor Line <sup>2,3</sup>
DDIO - eDP	Port A	Yes
DDI1	Port B	Yes
DDI2	Port C	Yes
DDI3	Port D	Yes
DDI4 - eDP/VGA	Port E	Yes <sup>1</sup>

**Notes:**

1. Port E is bifurcated from eDP, when VGA is used need to use available AUX (if HDMI\* is in used).
  - a. For example, DT can use eDP\_AUX for VGA converter which is available as free Design but HPD should be used as DDPE\_HPD3.
2. 3xDDC (DDPB, DDPC, DDPD) are valid for all the processor SKU's (for U/Y-Processor Line DDC signals description, refer to 7th Generation Intel® Processor Families I/O PCH).
3. 5xHPD (PCH) inputs (eDP\_HPD, DDPB\_HPD0, DDPC\_HPD1, DDPD\_HPD2, DDPE\_HPD3) are valid for all processor SKUs.
4. No Port D for U-Processor Line, DDI3\_AUX are exists as reserved.
5. VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board

## 2.5.3 Display Technologies

**Table 2-28. Display Technologies Support**

Technology	Standard
eDP* 1.4	VESA* Embedded DisplayPort* Standard 1.4
DisplayPort* 1.2	VESA DisplayPort* Standard 1.2 VESA DisplayPort* PHY Compliance Test Specification 1.2 VESA DisplayPort* Link Layer Compliance Test Specification 1.2
HDMI* 1.4 <sup>1</sup>	High-Definition Multimedia Interface* Specification Version 1.4
<b>Notes:</b>	
1. HDMI* 2.0/2.0a support is possible using LS-Pcon converter chip connected to the DP port. The LS-Pcon supports 2 modes: a. Level shifter for HDMI* 1.4 resolutions. b. DP-HDMI* 2.0 protocol converter for HDMI* 2.0 resolutions.	

- The HDMI\* interface supports HDMI\* with 3D, 4Kx2K @ 24 Hz, Deep Color, and x.v.Color.
- The processor supports High-bandwidth Digital Content Protection (HDCP) for high definition content playback over digital interfaces. HDCP is not supported for eDP.
- The processor supports eDP display authentication: Alternate Scrambler Referd Reset (ASSR).
- The processor supports Multi-Stream Transport (MST), enabling multiple monitors to be used via a single DisplayPort\* connector.

The maximum MST DP supported resolution for U/H/S-Processors is shown in the following table.

**Table 2-29. Display Resolutions and Link Bandwidth for Multi-Stream Transport Calculations (Sheet 1 of 2)**

Pixels per Line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
640	480	60	25.2	0.76
800	600	60	40	1.20
1024	768	60	65	1.95
1280	720	60	74.25	2.23
1280	768	60	68.25	2.05
1360	768	60	85.5	2.57
1280	1024	60	108	3.24
1400	1050	60	101	3.03
1680	1050	60	119	3.57
1920	1080	60	148.5	4.46
1920	1200	60	154	4.62
2048	1152	60	156.75	4.70
2048	1280	60	174.25	5.23
2048	1536	60	209.25	6.28
2304	1440	60	218.75	6.56
2560	1440	60	241.5	7.25

**Table 2-29. Display Resolutions and Link Bandwidth for Multi-Stream Transport Calculations (Sheet 2 of 2)**


Pixels per Line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
3840	2160	30	262.75	7.88
2560	1600	60	268.5	8.06
2880	1800	60	337.5	10.13
3200	2400	60	497.75	14.93
3840	2160	60	533.25	16.00
4096	2160	60	556.75	16.70
4096	2304	60	605	18.15

**Notes:**

1. All above is related to bit depth of 24.
2. The data rate for a given video mode can be calculated as: Data Rate = Pixel Frequency \* Bit Depth.
3. The bandwidth requirements for a given video mode can be calculated as: Bandwidth = Data Rate \* 1.25 (for 8B/10B coding overhead).
4. The Table above is partial List of the common Display resolutions, just for example. The Link Bandwidth depends if the standards is Reduced Blanking or not. If the Standard is Not reduced blanking - the expected Bandwidth will be higher. For more details, refer to VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT), Version 1.0, Rev. 13 February 8, 2013.
5. To calculate the resolutions that can be supported in MST configurations, follow the below guidelines:
  - a. Identify what is the Link Bandwidth (column right) according the requested Display resolution.
  - b. Summarize the Bandwidth for Two of three Displays accordingly, and make sure the final result is below 21.6 Gbps. (for HBR2, four lanes)
  - c. For special cases when x2 lanes are used or HBR or RBR used, refer to the tables in [Section 2.5.14](#) accordingly.
- For examples:
  - a. Docking Two displays: 3840x2160 @ 60 Hz + 1920x1200 @ 60 Hz = 16 + 4.62 = 20.62 Gbps [Supported].
  - b. Docking Three Displays: 3840x2160 @ 30 Hz + 3840x2160 @ 30 Hz + 1920x1080 @ 60 Hz = 7.88 + 7.88 + 4.16 = 19.92 Gbps [Supported].
6. Consider also the supported resolutions as mentioned in [Section 2.5.9](#) and [Section 2.5.10](#).

- The processor supports only 3 streaming independent and simultaneous display combinations of DisplayPort\*/eDP\*/HDMI\*/DVI monitors. In the case where 4 monitors are plugged in, the software policy will determine which 3 will be used.
- Three High Definition Audio streams over the digital display interfaces are supported.
- For display resolutions driving capability Refer [Table 2-33, "Maximum Display Resolution"](#).
- DisplayPort\* Aux CH supported by the processor, while DDC channel, Panel power sequencing, and HPD are supported through the PCH.

Figure 2-7. Processor Display Architecture (With 3 DDI Ports as an Example)



Display is the presentation stage of graphics. This involves:

- Pulling rendered data from memory
- Converting raw data into pixels
- Blending surfaces into a frame
- Organizing pixels into frames
- Optionally scaling the image to the desired size
- Re-timing data for the intended target
- Formatting data according to the port output standard

#### 2.5.4 DisplayPort\*


The DisplayPort\* is a digital communication interface that uses differential signaling to achieve a high-bandwidth bus interface designed to support connections between PCs and monitors, projectors, and TV displays.

A DisplayPort\* consists of a Main Link, Auxiliary channel, and a Hot-Plug Detect signal. The Main Link is a unidirectional, high-bandwidth, and low-latency channel used for transport of isochronous data streams such as uncompressed video and audio. The

Auxiliary Channel (AUX CH) is a half-duplex bidirectional channel used for link management and device control. The Hot-Plug Detect (HPD) signal serves as an interrupt request for the sink device.

The processor is designed in accordance to VESA\* DisplayPort\* specification. Refer to [Table 2-28](#).

**Figure 2-8. DisplayPort\* Overview**



## 2.5.5

### High-Definition Multimedia Interface (HDMI\*)


The High-Definition Multimedia Interface (HDMI\*) is provided for transmitting uncompressed digital audio and video signals from DVD players, set-top boxes, and other audio-visual sources to television sets, projectors, and other video displays. It can carry high-quality multi-channel audio data and all standard and high-definition consumer electronics video formats. The HDMI\* display interface connecting the processor and display devices uses transition minimized differential signaling (TMDS) to carry audiovisual information through the same HDMI\* cable.

HDMI\* includes three separate communications channels: TMDS, DDC, and the optional CEC (consumer electronics control). CEC is not supported on the processor. As shown in the following figure, the HDMI\* cable carries four differential pairs that make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI\* carries a VESA DDC. The DDC is used by an HDMI\* Source to determine the capabilities and characteristics of the Sink.

Audio, video, and auxiliary (control/status) data is transmitted across the three TMDS data channels. The video pixel clock is transmitted on the TMDS clock channel and is used by the receiver for data recovery on the three data channels. The digital display data signals driven natively through the PCH are AC coupled and needs level shifting to convert the AC coupled signals to the HDMI\* compliant digital signals.

The processor HDMI\* interface is designed in accordance with the High-Definition Multimedia Interface.

Figure 2-9. HDMI \* Overview



## 2.5.6 Digital Video Interface (DVI)

The processor Digital Ports can be configured to drive DVI-D. DVI uses TMDS for transmitting data from the transmitter to the receiver, which is similar to the HDMI\* protocol except for the audio and CEC. Refer to the HDMI\* section for more information on the signals and data transmission. The digital display data signals driven natively through the processor are AC coupled and need level shifting to convert the AC coupled signals to the HDMI\* compliant digital signals.

## 2.5.7 embedded DisplayPort\* (eDP\*)

The embedded DisplayPort\* (eDP\*) is an embedded version of the DisplayPort standard oriented towards applications such as notebook and All-In-One PCs. Like DisplayPort, embedded DisplayPort\* also consists of a Main Link, Auxiliary channel, and an optional Hot-Plug Detect signal. eDP\* can be bifurcated (except for U-Processor Line) in order to support VGA display.

## 2.5.8 Integrated Audio

- HDMI\* and display port interfaces carry audio along with video.
- The processor supports 3 High Definition audio streams on 3 digital ports simultaneously (the DMA controllers are in PCH).
- The integrated audio processing (DSP) is performed by the PCH, and delivered to the processor using the AUDIO\_SDI and AUDIO\_CLK inputs pins.
- AUDIO\_SDO output pin is used to carry responses back to the PCH.
- Supports only the internal HDMI\* and DP CODECs.

**Table 2-30. Processor Supported Audio Formats Over HDMI\* and DisplayPort\***

Audio Formats	HDMI*	DisplayPort*
AC-3 Dolby* Digital	Yes	Yes
Dolby* Digital Plus	Yes	Yes
DTS-HD*	Yes	Yes
LPCM, 192 kHz/24 bit, 8 Channel	Yes	Yes
Dolby* TrueHD, DTS-HD Master Audio* (Lossless Blu-Ray Disc* Audio Format)	Yes	Yes

The processor will continue to support Silent stream. Silent stream is an integrated audio feature that enables short audio streams, such as system events to be heard over the HDMI\* and DisplayPort\* monitors. The processor supports silent streams over the HDMI\* and DisplayPort interfaces at 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sampling rates.

## 2.5.9 Multiple Display Configurations (Dual Channel DDR)

The following multiple display configuration modes are supported (with appropriate driver software):

- Single Display is a mode with one display port activated to display the output to one display device.
- Intel Display Clone is a mode with up to three display ports activated to drive the display content of same color depth setting but potentially different refresh rate and resolution settings to all the active display devices connected.
- Extended Desktop is a mode with up to three display ports activated to drive the content with potentially different color depth, refresh rate, and resolution settings on each of the active display devices connected.

The digital ports on the processor can be configured to support DisplayPort\*/HDMI\*/DVI. The following table shows examples of valid three display configurations through the processor.

**Table 2-31. Maximum Display Resolution**

Standard	Y-Processor Line	U- Processor Line	Notes
eDP*	2880x21800 @ 60Hz, 30bpp Or 3840x2160 @ 60Hz, 24bpp <sup>4</sup>	3840x2160 @ 60Hz, 24bpp Or 4096x2304 @ 60Hz, 24bpp <sup>4</sup>	1,2,3,7
DP*	2880x21800 @ 60Hz, 30bpp Or 3840x2160 @ 60Hz, 24bpp <sup>4</sup>	3840x2160 @ 60Hz, 24bpp Or 4096x2304 @ 60Hz, 24bpp <sup>4</sup>	1,2,3,7
HDMI* 1.4 (native)	4096x2160 @ 24Hz, 24 bpp	4096x2160 @ 24 Hz, 24 bpp	1,2,3
HDMI* 2.0 (Via LS-Pcon)	2880x21800 @ 60Hz, 24bpp Or 3840x2160 @ 60Hz, 24bpp <sup>4</sup>	3840x2160 @ 60Hz, 24bpp Or 4096x2160 @ 60Hz, 24bpp <sup>4</sup>	1,2,3,6

**Notes:**

1. Maximum resolution is based on implementation of 4 lanes with HBR2 link data rate.
2. bpp - bit per pixel.
3. N/A
4. The resolutions are assumed at max VCCSA.
5. In the case of connecting more than one active display port, the processor frequency may be lower than base frequency at thermally limited scenario.
6. HDMI\*2.0 implemented using LSPCON device. Only one LSPCON with HDCP2.2 support is supported per platform.
7. Display resolution of 5120x2880@60Hz can be supported with 5K panels displays which have two ports. (with the GFX driver accordingly).

**Table 2-32. Maximum Display Resolution**

Standard	H/S - Processor Line	Notes
eDP*	4096x2304 @ 60Hz, 24bpp	1,2,3,7
DP*	4096x2304 @ 60Hz, 24bpp	1,2,3,7
HDMI* 1.4 (native)	4096x2160 @ 24 Hz, 24 bpp	1,2,3
HDMI* 2.0 (Via LS-Pcon)	4096x2160 @ 60Hz, 24bpp	1,2,3,6

**Notes:**

1. Maximum resolution is based on implementation of 4 lanes with HBR2 link data rate.
2. bpp - bit per pixel.
3. N/A.
4. The resolutions are assumed at max VCCSA.
5. In the case of connecting more than one active display port, the processor frequency may be lower than base frequency at thermally limited scenario.
6. HDMI\*2.0 implemented using LSPCON device. Only one LSPCON with HDCP2.2 support is supported per platform.
7. Display resolution of 5120x2880@60Hz can be supported with 5K panels displays which have two ports. (with the GFX driver accordingly).

Table 2-33. Maximum Display Resolution

Standard	U-Processor Line	H/S - Processor Line	Notes
eDP*	3840x2160 @ 60Hz, 24bpp Or 4096x2304 @ 60Hz, 24bpp <sup>4</sup>	4096x2304 @ 60Hz, 24bpp	1,2,3,7
DP*	3840x2160 @ 60Hz, 24bpp Or 4096x2304 @ 60Hz, 24bpp <sup>4</sup>	4096x2304 @ 60Hz, 24bpp	1,2,3,7
HDMI* 1.4 (native)	4096x2160 @ 30Hz, 24 bpp	4096x2160 @ 30 Hz, 24 bpp	1,2,3
HDMI* 2.0 (Via LS-Pcon)	3840x2160 @ 60Hz, 24bpp Or 4096x2160 @ 60Hz, 24bpp <sup>4</sup>	4096x2160 @ 60Hz, 24bpp	1,2,3,6

**Notes:**

1. Maximum resolution is based on implementation of 4 lanes with HBR2 link data rate.
2. bpp - bit per pixel.
3. S-Processor Line and H-Processor Line support up to 4 displays, but only three can be active at the same time. N/A for U-processor line.
4. The resolutions are assumed at max VCCsa.
5. In the case of connecting more than one active display port, the processor frequency may be lower than base frequency at thermally limited scenario.
6. HDMI\*2.0 implemented using LSPCON device. Only one LSPCON with HDCP2.2 support is supported per platform.
7. Display resolution of 5120x2880@60Hz can be supported with 5K panels displays which have two ports. (with the GFX driver accordingly).

## 2.5.10 Multiple Display Configurations (Single Channel DDR)

Table 2-34. U-Processor Display Resolution Configuration

Minimum DDR Speed [MT/s]	Maximum Resolution (Clone/ Extended Mode)		
	eDP @ 60 Hz (Primary)	DP @ 60 Hz / HDMI * @ 30 Hz (Secondary 1)	DP @ 60 Hz / HDMI * @ 30 Hz (Secondary 2)
1866	3200 x 1800	3840 x 2160	3840 x 2160
2133	3840 x 2160	3840 x 2160	3840 x 2160
2400	3840 x 2160	3840 x 2160	3840 x 2160

Table 2-35. H/S -Processor Line Display Resolution Configuration

Minimum DDR Speed [MT/s]	Maximum Resolution (Clone/ Extended Mode)		
	eDP @60Hz (Primary)	DP @60Hz / HDMI * @30Hz (Secondary 1)	DP @60Hz / HDMI * @30Hz (Secondary 2)
1866	2560 x 1440	4096 x 2304	4096 x 2304
2133	3840 x 2160	4096 x 2304	4096 x 2304
2400	3840 x 2160	4096 x 2304	4096 x 2304

## 2.5.11 High-bandwidth Digital Content Protection (HDCP)

HDCP is the technology for protecting high-definition content against unauthorized copy or unrecognition between a source (computer, digital set top boxes, and so on) and the sink (panels, monitor, and TVs). The processor supports HDCP 2.2 for 4k Premium content protection over wired displays (HDMI\*, DVI, and DisplayPort\*).

The HDCP 2.2 keys are integrated into the processor and customers are not required to physically configure or handle the keys. HDCP2.2 for HDMI2.0 is covered by the LSPCON platform device.

Some minor difference will be between Integrated HDCP2.2 over HDMI1.4 compared to the HDCP2.2 over LSPCON in HDMI1.4 Mode. Also, LSPCON is needed for HDMI\* 2.0a which defines HDR over HDMI\*.

The HDCP 1.4 keys are integrated into the processor and customers are not required to physically configure or handle the keys.

**Table 2-36. HDCP Display supported Implications Table**

Topic	HDCP Revision	Maximum Resolution	HDR <sup>1</sup>	HDCP Solution <sup>2</sup>	BPC <sup>3</sup>	Comments
DP	HDCP1.4	4K@60	No	iHDCP	10 bit	Legacy Integrated for HDCP1.4
	HDCP2.2	4K@60	Yes	iHDCP	10 bit	New Integrated for HDCP2.2
HDMI *1.4	HDCP1.4	4K@30	No	iHDCP	8 bit	Legacy Integrated for HDCP1.4
	HDCP2.2	4K@30	No	LSPCON	8 bit	LSPCON HDCP2.2 required
	HDCP2.2	4K@30	No	iHDCP	8 bit	New Integrated for HDCP2.2
HDMI *2.0	HDCP2.2	4K@60	No	LSPCON	12 bit (YUV 420)	LSPCON HDCP2.2 required
HDMI *2.0a	HDCP2.2	4K@60	Yes	LSPCON	12 bit (YUV 420)	LSPCON HDCP2.2 required

**Notes:**

1. HDR - High Dynamic range feature expands the range of both contrast and color significantly, HDR will be supported on DP and HDMI2.0a configuration only.
2. HDCP Solutions:
  - a. iHDCP - Intel Silicon Integrated HDCP
  - b. LSPCon - 3rd Party motherboard soldered down solution
3. BPC - Bits Per Channel.

## 2.5.12 Display Link Data Rate Support

**Table 2-37. Display Link Data Rate Support**

Technology	Link Data Rate
eDP*	RBR (1.62 GT/s) 2.16 GT/s 2.43 GT/s HBR (2.7 GT/s) 3.24 GT/s 4.32 GT/s HBR2 (5.4 GT/s)
DisplayPort*	RBR (1.62 GT/s) HBR (2.7 GT/s) HBR2 (5.4 GT/s)
HDMI *	1.65 Gb/s 2.97 Gb/s

**Table 2-38. Display Resolution and Link Rate Support (Sheet 1 of 2)**

Resolution	Link Rate Support	High Definition
4096x2304	5.4 (HBR2)	UHD (4K)

Table 2-38. Display Resolution and Link Rate Support (Sheet 2 of 2)

Resolution	Link Rate Support	High Definition
3840x2160	5.4 (HBR2)	UHD (4K)
3200x2000	5.4 (HBR2)	QHD+
3200x1800	5.4 (HBR2)	QHD+
2880x1800	2.7 (HBR)	QHD
2880x1620	2.7 (HBR)	QHD
2560x1600	2.7 (HBR)	QHD
2560x1440	2.7 (HBR)	QHD
1920x1080	1.62 (RBR)	FHD

### 2.5.13 Display Bit Per Pixel (BPP) Support

Table 2-39. Display Bit Per Pixel (BPP) Support

Technology	Bit Per Pixel (bpp)
eDP*	24,30,36
DisplayPort*	24,30,36
HDMI *	24,36

### 2.5.14 Display Resolution per Link Width

Table 2-40. Supported Resolutions for HBR (2.7 Gbps) by Link Width

Link Width	Max Link Bandwidth [Gbps]	Max Pixel Clock (theoretical) [MHz]	U/H/S-Processor Lines
4 lanes	10.8	360	2880x1800 @ 60 Hz, 24bpp
2 lanes	5.4	180	2048x1280 @ 60 Hz, 24bpp
1 lane	2.7	90	1280x960 @ 60 Hz, 24bpp
<i>Note:</i> The examples assumed 60 Hz refresh rate and 24 bpp.			

Table 2-41. Supported Resolutions for HBR2 (5.4 Gbps) by Link Width

Link Width	Max Link Bandwidth [Gbps]	Max Pixel Clock (theoretical) [MHz]	U/H/S-Processor Lines
4 lanes	21.6	720	Refer "Maximum Display Resolutions" table
2 lanes	10.8	360	2880x1800 @ 60 Hz, 24bpp
1 lane	5.4	180	2048x1280 @ 60 Hz, 24bpp
<i>Note:</i> The examples assumed 60 Hz refresh rate and 24 bpp.			

## 2.6 Platform Environmental Control Interface (PECI)

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and external components like Super IO (SIO) and Embedded Controllers (EC) to provide processor temperature, Turbo, Configurable TDP, and

memory throttling control mechanisms and many other services. PECL is used for platform thermal management and real time control and configuration of processor features and performance.

**Note:** PECL over eSPI is supported on 8th Gen Intel® Core™ Processor-U 4+3e Only.

## 2.6.1 PECL Bus Architecture

The PECL architecture is based on a wired OR bus that the clients (as processor PECL) can pull up (with strong drive).

The idle state on the bus is near zero.

The following figures demonstrate PECL design and connectivity:

- PECL Host-Clients Connection: While the host/originator can be third party PECL host and one of the PECL client is a processor PECL device.
- PECL EC Connection.

**Figure 2-10. Example for PECL Host-Clients Connection**





Figure 2-11. Example for PECI EC Connection



§ §

## 3 Technologies

---

This chapter provides a high-level description of Intel technologies implemented in the processor.

The implementation of the features may vary between the processor SKUs.

Details on the different technologies of Intel processors and other relevant external notes are located at the Intel technology web site: <http://www.intel.com/technology/>

### 3.1 Intel® Virtualization Technology (Intel® VT)

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets.

Intel Virtualization Technology (Intel VT) for IA-32, Intel 64 and Intel Architecture (Intel VT-x) added hardware support in the processor to improve the virtualization performance and robustness. Intel Virtualization Technology for Directed I/O (Intel VT-d) extends Intel VT-x by adding hardware assisted support to improve I/O device virtualization performance.

Intel VT-x specifications and functional descriptions are included in the *Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3*. Available at:

<http://www.intel.com/products/processor/manuals/index.htm>

The Intel VT-d specification and other VT documents can be referenced at:

<http://www.intel.com/technology/virtualization/index.htm>

#### 3.1.1 Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-X)

##### Intel® VT-x Objectives

Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual Machine Monitor (VMM) can use Intel VT-x features to provide an improved reliable virtualized platform. By using Intel VT-x, a VMM is:

- **Robust:** VMMs no longer need to use para-virtualization or binary translation. This means that VMMs will be able to run off-the-shelf operating systems and applications without any special steps.
- **Enhanced:** Intel VT enables VMMs to run 64-bit guest operating systems on IA x86 processors.
- **More reliable:** Due to the hardware support, VMMs can now be smaller, less complex, and more efficient. This improves reliability and availability and reduces the potential for software conflicts.

- **More secure:** The use of hardware transitions in the VMM strengthens the isolation of VMs and further prevents corruption of one VM from affecting others on the same system.

### Intel® VT-x Key Features

The processor supports the following added new Intel VT-x features:

- Extended Page Table (EPT) Accessed and Dirty Bits
  - EPT A/D bits enabled VMMs to efficiently implement memory management and page classification algorithms to optimize VM memory operations, such as de-fragmentation, paging, live migration, and check-pointing. Without hardware support for EPT A/D bits, VMMs may need to emulate A/D bits by marking EPT paging-structures as not-present or read-only, and incur the overhead of EPT page-fault VM exits and associated software processing.
- EPTP (EPT pointer) switching
  - EPTP switching is a specific VM function. EPTP switching allows guest software (in VMX non-root operation, supported by EPT) to request a different EPT paging-structure hierarchy. This is a feature by which software in VMX non-root operation can request a change of EPTP without a VM exit. Software will be able to choose among a set of potential EPTP values determined in advance by software in VMX root operation.
- Pause loop exiting
  - Support VMM schedulers referring to determine when a virtual processor of a multiprocessor virtual machine is not performing useful work. This situation may occur when not all virtual processors of the virtual machine are currently scheduled and when the virtual processor in question is in a loop involving the PAUSE instruction. The new feature allows detection of such loops and is thus called PAUSE-loop exiting.

The processor IA core supports the following Intel VT-x features:

- **Mode based (XU/XS) EPT Execute Control - New Feature for this processor**
  - A new mode of EPT operation which enables different controls for executability of GPA based on Guest specified mode (User/Supervisor) of linear address translating to the GPA. When the mode is enabled, the executability of a GPA is defined by two bits in EPT entry. One bit for accesses to user pages and other one for accesses to supervisor pages.
  - The new mode requires changes in VMCS, and EPT entries. VMCS includes a bit "mode based EPT execute control" which is used to enable/disable the mode. An additional bit in EPT entry is defined as "supervisor-execute access"; the original execute control bit is considered as "user-execute access". If the "mode based EPT execute control" is disabled the additional bit is ignored and the system works with one bit execute control for both user pages and supervisor pages.
  - Behavioral changes - Behavioral changes are across three areas:
    - **Access to GPA-** If the "mode-based EPT execute control" VM-execution control is 1, treatment of guest-physical accesses by instruction fetches depends on the linear address from which an instruction is being fetched
      1. If the translation of the linear address specifies user mode (the U/S bit was set in every paging structure entry used to translate the linear address), the resulting guest-physical address is executable under EPT only if the XU bit (at position 2) is set in every EPT paging-structure entry used to translate the guest-physical address.
      2. If the translation of the linear address specifies supervisor mode (the U/S bit was clear in at least one of the paging-structure entries used

- to translate the linear address), the resulting guest-physical address is executable under EPT only if the XS bit is set in every EPT paging-structure entry used to translate the guest-physical address
- The XU and XS bits are used only when translating linear addresses for guest code fetches. They do not apply to guest page walks, data accesses, or A/D-bit updates
  - **VMEntry** - If the “activate secondary controls” and “mode-based EPT execute control” VM-execution controls are both 1, VM entries ensure that the “enable EPT” VM-execution control is 1. VM entry fails if this check fails. When such a failure occurs, control is passed to the next instruction,
  - **VMExit** - The exit qualification due to EPT violation reports clearly whether the violation was due to User mode access or supervisor mode access.
  - Capability Querying: IA32\_VMX\_PROCBASED\_CTL2 has bit to indicate the capability, RDMSR can be used to read and query whether the processor supports the capability or not.
  - Extended Page Tables (EPT)
    - EPT is hardware assisted page table virtualization.
    - It eliminates VM exits from guest OS to the VMM for shadow page-table maintenance.
  - Virtual Processor IDs (VPID)
    - Ability to assign a VM ID to tag processor IA core hardware structures (such as TLBs).
    - This avoids flushes on VM transitions to give a lower-cost VM transition time and an overall reduction in virtualization overhead.
  - Guest Preemption Timer
    - Mechanism for a VMM to preempt the execution of a guest OS after an amount of time specified by the VMM. The VMM sets a timer value before entering a guest.
    - The feature aids VMM developers in flexibility and Quality of Service (QoS) guarantees.
  - Descriptor-Table Exiting
    - Descriptor-table exiting allows a VMM to protect a guest OS from internal (malicious software based) attack by preventing relocation of key system data structures like IDT (interrupt descriptor table), GDT (global descriptor table), LDT (local descriptor table), and TSS (task segment selector).
    - A VMM using this feature can intercept (by a VM exit) attempts to relocate these data structures and prevent them from being tampered by malicious software.

### 3.1.2 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)

#### Intel® VT-d Objectives


The key Intel VT-d objectives are domain-based isolation and hardware-based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Intel VT-d provides accelerated I/O performance for a virtualized platform and provides software with the following capabilities:

- I/O device assignment and security: for flexibly assigning I/O devices to VMs and extending the protection and isolation properties of VMs for I/O operations.

- DMA remapping: for supporting independent address translations for Direct Memory Accesses (DMA) from devices.
- Interrupt remapping: for supporting isolation and routing of interrupts from devices and external interrupt controllers to appropriate VMs.
- Reliability: for recording and reporting to system software DMA and interrupt errors that may otherwise corrupt memory or impact VM isolation.

Intel VT-d accomplishes address translation by associating transaction from a given I/O device to a translation table associated with the Guest to which the device is assigned. It does this by means of the data structure in the following illustration. This table creates an association between the device's PCI Express\* Bus/Device/Function (B/D/F) number and the base address of a translation table. This data structure is populated by a VMM to map devices to translation tables in accordance with the device assignment restrictions above, and to include a multi-level translation table (VT-d Table) that contains Guest specific address translations.

**Figure 3-1. Device to Domain Mapping Structures**



Intel VT-d functionality, often referred to as an Intel VT-d Engine, has typically been implemented at or near a PCI Express\* host bridge component of a computer system. This might be in a chipset component or in the PCI Express functionality of a processor with integrated I/O. When one such VT-d engine receives a PCI Express transaction from a PCI Express bus, it uses the B/D/F number associated with the transaction to search for an Intel VT-d translation table. In doing so, it uses the B/D/F number to traverse the data structure shown in the above figure. If it finds a valid Intel VT-d table in this data structure, it uses that table to translate the address provided on the PCI Express bus. If it does not find a valid translation table for a given translation, this results in an Intel VT-d fault. If Intel VT-d translation is required, the Intel VT-d engine performs an N-level table walk.

For more information, refer to *Intel Virtualization Technology for Directed I/O Architecture Specification* <http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf>

### Intel® VT-d Key Features

The processor supports the following Intel VT-d features:

- Memory controller and processor graphics comply with the Intel VT-d 2.1 Specification.
- Two Intel VT-d DMA remap engines.
  - iGFX DMA remap engine.
  - Default DMA remap engine (covers all devices except iGFX).
- Support for root entry, context entry, and default context
- 39-bit guest physical address and host physical address widths
- Support for 4K page sizes only
- Support for register-based fault recording only (for single entry only) and support for MSI interrupts for faults
- Support for both leaf and non-leaf caching
- Support for boot protection of default page table
- Support for non-caching of invalid page table entries
- Support for hardware based flushing of translated but pending writes and pending reads, on IOTLB invalidation
- Support for Global, Domain specific and Page specific IOTLB invalidation
- MSI cycles (MemWr to address FEEEx\_xxxxh) not translated
  - Translation faults result in cycle forwarding to VBIOS region (byte enables masked for writes). Returned data may be bogus for internal agents, PEG/DMI interfaces return unsupported request status.
- Interrupt Remapping is supported
- Queued invalidation is supported
- Intel VT-d translation bypass address range is supported (Pass Through)

The processor supports the following added new Intel VT-d features:

- 4-level Intel VT-d Page walk – both default Intel VT-d engine as well as the IGD VT-d engine are upgraded to support 4-level Intel VT-d tables (adjusted guest address width of 48 bits).



- Intel VT-d superpage – support of Intel VT-d superpage (2 MB, 1 GB) for default Intel VT-d engine (that covers all devices except IGD).  
IGD Intel VT-d engine does not support superpage and BIOS should disable superpage in default Intel VT-d engine when iGfx is enabled.

**Note:** Intel VT-d Technology may not be available on all SKUs.

## 3.2 Security Technologies

### 3.2.1 Intel® Trusted Execution Technology (Intel® TXT)

Intel® Trusted Execution Technology (Intel® TXT) defines platform-level enhancements that provide the building blocks for creating trusted platforms.

The Intel TXT platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The Intel TXT platform determines the identity of the controlling environment by accurately measuring and verifying the controlling software.

Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The Intel TXT platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE).
- The protection of the MLE from potential corruption.

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX).

The SMX interface includes the following functions:

- Measured/Verified launch of the MLE.
- Mechanisms to ensure the above measurement is protected and stored in a secure location.
- Protection mechanisms that allow the MLE to control attempts to modify itself.

The processor also offers additional enhancements to System Management Mode (SMM) architecture for enhanced security and performance. The processor:

- Enable a second SMM range
- Enable SMM code execution range checking
- Select whether SMM Save State is to be written to legacy SMRAM
- Determine if a thread is going to be delayed entering SMM
- Determine if a thread is blocked from entering SMM
- Targeted SMI, enable/disable threads from responding to SMIs, both VLWs and IPI

For the above features, BIOS should test the associated capability bit before attempting to access any of the above registers. The capability bits are discussed in the register description in the associated Processor Family BIOS Specification (Refer Related Documents section).

For more information, refer to the [Intel® Trusted Execution Technology Measured Launched Environment Programming Guide](#)

**Note:** Intel TXT Technology may not be available on all SKUs.

### **3.2.2 Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)**

The processor supports Intel Advanced Encryption Standard New Instructions (Intel AES-NI) that are a set of Single Instruction Multiple Data (SIMD) instructions that enable fast and secure data encryption and decryption based on the Advanced Encryption Standard (AES). Intel AES-NI are valuable for a wide range of cryptographic applications, such as applications that perform bulk encryption/decryption, authentication, random number generation, and authenticated encryption. AES is broadly accepted as the standard for both government and industry applications, and is widely deployed in various protocols.

Intel AES-NI consists of six Intel SSE instructions. Four instructions, AESENC, AESENCLAST, AESDEC, and AESDELAST facilitate high performance AES encryption and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key expansion procedure. Together, these instructions provide full hardware for supporting AES; offering security, high performance, and a great deal of flexibility.

**Note:** Intel AES-NI Technology may not be available on all SKUs.

### **3.2.3 PCLMULQDQ (Perform Carry-Less Multiplication Quad Word) Instruction**

The processor supports the carry-less multiplication instruction, PCLMULQDQ. PCLMULQDQ is a Single Instruction Multiple Data (SIMD) instruction that computes the 128-bit carry-less multiplication of two 64-bit operands without generating and propagating carries. Carry-less multiplication is an essential processing component of several cryptographic systems and standards. Hence, accelerating carry-less multiplication can significantly contribute to achieving high speed secure computing and communication.

### **3.2.4 Intel® Secure Key**

The processor supports Intel Secure Key (formerly known as Digital Random Number Generator (DRNG)), a software visible random number generation mechanism supported by a high quality entropy source. This capability is available to programmers through the RDRAND instruction. The resultant random number generation capability is designed to comply with existing industry standards in this regard (ANSI X9.82 and NIST SP 800-90).

Some possible usages of the RDRAND instruction include cryptographic key generation as used in a variety of applications, including communication, digital signatures, secure storage, and so on.



### 3.2.5 Execute Disable Bit

The Execute Disable Bit allows memory to be marked as non executable when combined with a supporting operating system. If code attempts to run in non-executable memory, the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can, thus, help improve the overall security of the system.

Refer the *Intel 64 and IA-32 Architectures Software Developer's Manuals* for more detailed information.

### 3.2.6 Boot Guard Technology

Boot Guard technology is a part of boot integrity protection technology. Boot Guard can help protect the platform boot integrity by preventing execution of unauthorized boot blocks. With Boot Guard, platform manufacturers can create boot policies such that invocation of an unauthorized (or untrusted) boot block will trigger the platform protection per the manufacturer's defined policy.

With verification based in the hardware, Boot Guard extends the trust boundary of the platform boot process down to the hardware level.

Boot Guard accomplishes this by:

- Providing of hardware-based Static Root of Trust for Measurement (S-RTM) and the Root of Trust for Verification (RTV) using Intel architectural components.
- Providing of architectural definition for platform manufacturer Boot Policy.
- Enforcing of manufacturer provided Boot Policy using Intel architectural components.

Benefits of this protection is that Boot Guard can help maintain platform integrity by preventing re-purposing of the manufacturer's hardware to run an unauthorized software stack.

### 3.2.7 Intel® Supervisor Mode Execution Protection (SMEP)

Intel® Supervisor Mode Execution Protection (SMEP) is a mechanism that provides the next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level. This technology helps to protect from virus attacks and unwanted code from harming the system. For more information, refer to *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A* at: <http://www.intel.com/Assets/PDF/manual/253668.pdf>

### 3.2.8 Intel® Supervisor Mode Access Protection (SMAP)

Intel® Supervisor Mode Access Protection (SMAP) is a mechanism that provides next level of system protection by blocking a malicious user from tricking the operating system into branching off user data. This technology shuts down very popular attack vectors against operating systems.

For more information, refer to the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*: <http://www.intel.com/Assets/PDF/manual/253668.pdf>

### 3.2.9 Intel® Memory Protection Extensions (Intel® MPX)

Intel® MPX provides hardware accelerated mechanism for memory testing (heap and stack) buffer boundaries in order to identify buffer overflow attacks.

An Intel MPX enabled compiler inserts new instructions that tests memory boundaries prior to a buffer access. Other Intel MPX commands are used to modify a database of memory regions used by the boundary checker instructions.

The Intel MPX ISA is designed for backward compatibility and will be treated as no-operation instructions (NOPs) on older processors.

Intel® MPX can be used for:

- Efficient runtime memory boundary checks for security-sensitive portions of the application.
- As part of a memory checker tool for finding difficult memory access errors. Intel MPX is significantly of magnitude faster than software implementations.

Intel MPX emulation (without hardware acceleration) is available with the Intel C++ Compiler 13.0 or newer.

For more information, refer to the Intel MPX documentation.

### 3.2.10 Intel® Software Guard Extensions (Intel® SGX)

Intel® Software Guard Extensions (Intel® SGX) is a processor enhancement designed to help protect application integrity and confidentiality of secrets and withstands software and certain hardware attacks.

Intel® Software Guard Extensions (Intel® SGX) architecture provides the capability to create isolated execution environments named Enclaves that operate from a protected region of memory.

Enclave code can be accessed using new special ISA commands that jump into per Enclave predefined addresses. Data within an Enclave can only be accessed from that same Enclave code.

The latter security statements hold under all privilege levels including supervisor mode (ring-0), System Management Mode (SMM) and other Enclaves.

Intel® SGX features a memory encryption engine that both encrypt Enclave memory as well as protect it from corruption and replay attacks.

Intel® SGX benefits over alternative Trusted Execution Environments (TEEs) are:

- Enclaves are written using C/C++ using industry standard build tools.
- High processing power as they run on the processor.
- Large amount of memory are available as well as non-volatile storage (such as disk drives).
- Simple to maintain and debug using standard IDEs (Integrated Development Environment).
- Scalable to a larger number of applications and vendors running concurrently.
- Allow Launch Enclaves other than the one currently provided by Intel. Supported only on server/workstation SKUs.



- Supported protected memory sizes:
  - Supports 32, 64 and 128MB.

For more information, refer to the Intel® SGX website at:

<https://software.intel.com/en-us/sgx>

Intel® SGX specifications and functional descriptions are included in the *Intel® 64 Architectures Software Developer's Manual, Volume 3*. Available at:

<http://www.intel.com/products/processor/manuals>

### **3.2.11 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)**

Refer to [Section 3.1.2 Intel VT-d](#) for detail.

## **3.3 Power and Performance Technologies**

### **3.3.1 Intel® Hyper-Threading Technology (Intel® HT Technology)**

The processor supports Intel® Hyper-Threading Technology (Intel® HT Technology) that allows an execution processor IA core to function as two logical processors. While some execution resources such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers and control registers. This feature should be enabled using the BIOS and requires operating system support.

Intel recommends enabling Intel Hyper-Threading Technology with Microsoft\* Windows\* 8 and Microsoft Windows 7 and disabling Intel Hyper-Threading Technology using the BIOS for all previous versions of Windows\* operating systems. For more information on Intel Hyper-Threading Technology, see <http://www.intel.com/technology/platform-technology/hyper-threading/>.

**Note:** Intel® HT Technology may not be available on all SKUs.

### **3.3.2 Intel® Turbo Boost Technology 2.0**

The Intel® Turbo Boost Technology 2.0 allows the processor IA core / processor graphics core to opportunistically and automatically run faster than the processor IA core base frequency / processor graphics base frequency if it is operating below power, temperature, and current limits. The Intel Turbo Boost Technology 2.0 feature is designed to increase performance of both multi-threaded and single-threaded workloads.

Compared with previous generation products, Intel Turbo Boost Technology 2.0 will increase the ratio of application power towards TDP and also allows to increase power above TDP as high as PL2 for short periods of time. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance might experience thermal and performance issues since more applications will tend to run at the maximum power limit for significant periods of time.

**Note:** Intel Turbo Boost Technology 2.0 may not be available on all SKUs.

### 3.3.2.1 Intel® Turbo Boost Technology 2.0 Frequency

To determine the highest performance frequency amongst active processor IA cores, the processor takes the following into consideration:

- The number of processor IA cores operating in the C0 state.
- The estimated processor IA core current consumption and  $I_{CCMax}$  register settings.
- The estimated package prior and present power consumption and turbo power limits.
- The package temperature.
- Sustained turbo residencies at high voltages and temperature.

Any of these factors can affect the maximum frequency for a given workload. If the power, current, Voltage or thermal limit is reached, the processor will automatically reduce the frequency to stay within the PL1 value. Turbo processor frequencies are only active if the operating system is requesting the P0 state. If turbo frequencies are limited the cause is logged in IA\_PERF\_LIMIT\_REASON register. For more information on P-states and C-states, Refer Power Management.

### 3.3.3 Intel® Thermal Velocity Boost (TVB)

Intel® Thermal Velocity Boost allows the processor IA core to opportunistically and automatically increase the Intel® Turbo Boost Technology 2.0 frequency by up to two speed bins whenever processor temperature allows. The Intel® Thermal Velocity Boost feature is designed to increase performance of both multi-threaded and single-threaded workloads.

**Note:** Intel® Thermal Velocity Boost (TVB) is enabled only on 8th Gen Intel® Core™ Processor i9 and mobile Xeon Top-bin SKUs.

### 3.3.4 Intel® Advanced Vector Extensions 2 (Intel® AVX2)

Intel® Advanced Vector Extensions 2.0 (Intel® AVX2) is the latest expansion of the Intel instruction set. Intel AVX2 extends the Intel Advanced Vector Extensions (Intel AVX) with 256-bit integer instructions, floating-point fused multiply add (FMA) instructions, and gather operations. The 256-bit integer vectors benefit math, codec, image, and digital signal processing software. FMA improves performance in face detection, professional imaging, and high performance computing. Gather operations increase vectorization opportunities for many applications. In addition to the vector extensions, this generation of Intel processors adds new bit manipulation instructions useful in compression, encryption, and general purpose software.

For more information on Intel AVX, Refer <http://www.intel.com/software/avx>

Intel Advanced Vector Extensions (Intel AVX) are designed to achieve higher throughput to certain integer and floating point operation. Due to varying processor power characteristics, utilizing AVX instructions may cause a) parts to operate below the base frequency b) some parts with Intel Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software and system configuration and you should consult your system manufacturer for more information. Intel Advanced Vector Extensions refers to Intel AVX, Intel AVX2 or Intel AVX-512.



For more information on Intel AVX, Refer <http://www-ssl.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-technology.html>

**Note:** Intel AVX2 Technology may not be available on all SKUs.

### 3.3.5 Intel® 64 Architecture x2APIC

The x2APIC architecture extends the xAPIC architecture that provides key mechanisms for interrupt delivery. This extension is primarily intended to increase processor addressability.

Specifically, x2APIC:

- Retains all key elements of compatibility to the xAPIC architecture:
  - Delivery modes
  - Interrupt and processor priorities
  - Interrupt sources
  - Interrupt destination types
- Provides extensions to scale processor addressability for both the logical and physical destination modes.
- Adds new features to enhance performance of interrupt delivery.
- Reduces complexity of logical destination mode interrupt delivery on link based architectures.

The key enhancements provided by the x2APIC architecture over xAPIC are the following:

- Support for two modes of operation to provide backward compatibility and extensibility for future platform innovations:
  - In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
- Increased range of processor addressability in x2APIC mode:
  - Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt processor addressability up to 4G-1 processors in physical destination mode. A processor implementation of x2APIC architecture can support fewer than 32-bits in a software transparent fashion.
  - Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical x2APIC ID is partitioned into two sub-fields – a 16-bit cluster ID and a 16-bit logical ID within the cluster. Consequently,  $((2^{10}) - 16)$  processors can be addressed in logical destination mode. Processor implementations can support fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a software agnostic fashion.
- The semantics for accessing APIC registers have been revised to simplify the programming of frequently-used APIC registers by system software. Specifically, the software semantics for using the Interrupt Command Register (ICR) and End Of Interrupt (EOI) registers have been modified to allow for more efficient delivery and dispatching of interrupts.
- The x2APIC extensions are made available to system software by enabling the local x2APIC unit in the “x2APIC” mode. To benefit from x2APIC capabilities, a new operating system and a new BIOS are both needed, with special support for x2APIC mode.

- The x2APIC architecture provides backward compatibility to the xAPIC architecture and forward extendible for future Intel platform innovations.

**Note:** Intel x2APIC Technology may not be available on all SKUs.

For more information, Refer the Intel® 64 Architecture x2APIC Specification at <http://www.intel.com/products/processor/manuals/>.

### 3.3.6 Power Aware Interrupt Routing (PAIR)

The processor includes enhanced power-performance technology that routes interrupts to threads or processor IA cores based on their sleep states. As an example, for energy savings, it routes the interrupt to the active processor IA cores without waking the deep idle processor IA cores. For performance, it routes the interrupt to the idle (C1) processor IA cores without interrupting the already heavily loaded processor IA cores. This enhancement is mostly beneficial for high-interrupt scenarios like Gigabit LAN, WLAN peripherals, and so on.

### 3.3.7 Intel® Transactional Synchronization Extensions (Intel® TSX-NI)

Intel® Transactional Synchronization Extensions (Intel® TSX-NI) provides a set of instruction set extensions that allow programmers to specify regions of code for transactional synchronization. Programmers can use these extensions to achieve the performance of fine-grain locking while actually programming using coarse-grain locks. Details on Intel TSX-NI may be found in [Intel® Architecture Instruction Set Extensions Programming Reference](#).

**Note:** Intel TSX-NI may not be available on all SKUs.

## 3.4 Intel® Image Signal Processor (Intel® ISP)

### 3.4.1 Platform Imaging Infrastructure

The imaging infrastructure is based on a number of hardware components as shown in Figure 3-3. The three major components of the system are:

- **Camera SubSystem:** Located in the lid of the system and contains CMOS sensor, flash, LED, I/O interface (MIPI® CSI-2 and I<sup>2</sup>C\*), Focus control and other components.
- **Camera I/O controller:** The I/O controller is located in the PCH and contains a MIPI-CSI2 Host controller. The host controller is a PCI device (independent of the ISP device). The CSI-2 HCI brings imaging data from an external imager into the system and provides a command and control channel for the imager using I<sup>2</sup>C.
- **Intel ISP (Image Signal Processor):** The ISP processes the images captured by Bayer sensors to be used by still or video applications (such as, JPEG, H.264, and so on).

Figure 3-2. Processor Camera System





Figure 3-3. Platform Imaging Infrastructure



For camera(s) platform integration please refer to the IPU3 System Design Guide.

### 3.4.2 Intel® Image Signal Processor (Intel® ISP)

The Intel ISP is an embedded camera subsystem hardware component on the processor, it processes video and still images at high quality with a low-power cost by leveraging a programmable VLIW (very-long-instruction-word) SIMD vector processor, a hardware fixed function pipe (accelerators), two scalar processor, and more. The mix

of hardware accelerators and compute capabilities allows the flexibility and patchability that are required for late changes and allowing the unit to support future sensor technologies while remaining in an optimized power performance point.

**Note:** The Intel® ISP is present only on Y/U-Processor Lines.

## 3.5 Debug Technologies

### 3.5.1 Intel® Processor Trace

Intel® Processor Trace (Intel® PT) is a new tracing capability added to Intel Architecture, for use in software debug and profiling. Intel® PT provides the capability for more precise software control flow and timing information, with limited impact to software execution. This provides enhanced ability to debug software crashes, hangs, or other anomalies, as well as responsiveness and short-duration performance issues.

Intel® VTune™ Amplifier for Systems and the Intel System Debugger are part of Intel System Studio 2015, which includes updates for new debug and trace features on this latest platform, including Intel® PT and Intel Trace Hub.

§ §

## 4 Power Management

---

This chapter provides information on the following power management topics:

- Advanced Configuration and Power Interface (ACPI) States
- Processor IA Core Power Management
- Integrated Memory Controller (IMC) Power Management
- PCI Express\* Power Management
- Direct Media Interface (DMI) Power Management
- Processor Graphics Power Management

***Notes:***

- The PCI Express\* and DMI interfaces are present only on H and S-Processor Line.
- Package C-State C10 is supported when S-Processor Line is paired with an Intel 300 Series Chipset Family Platform Controller Hub based on Cannon Lake PCH-H.
- Package C-State C10 is not supported when S-Processor Line is paired with an Intel 200 Series Chipset Family Platform Controller Hub based on Kaby Lake PCH-H (e.g., Intel Z370 chipset)..

Figure 4-1. Processor Power States





Figure 4-2. Processor Package and IA Core C-States



**Note:** If the Platform does not support Modern Standby (Previously known as Connected Standby) and does not support PS4, it is recommended to limit the package state to package C9 (Better power).

## 4.1 Advanced Configuration and Power Interface (ACPI) States Supported

This section describes the ACPI states supported by the processor.

Table 4-1. System States

State	Description
G0/S0	Full On
G1/S3-Cold	Suspend-to-RAM (STR). Context saved to memory (S3-Hot is not supported by the processor).
G1/S4	Suspend-to-Disk (STD). All power lost (except wake-up on PCH).
G2/S5	Soft off. All power lost (except wake-up on PCH). Total reboot.
G3	Mechanical off. All power removed from system.

**Table 4-2. Processor IA Core / Package State Support**

State	Description
C0	Active mode, processor executing code.
C1	AutoHALT processor IA core state (package C0 state).
C1E	AutoHALT processor IA core state with lowest frequency and voltage operating point (package C0 state).
C2	All processor IA cores in C3 or deeper. Memory path open. Temporary state before Package C3 or deeper.
C3	Processor IA execution cores in C3 or deeper, flush their L1 instruction cache, L1 data cache, and L2 cache to the LLC shared cache. LLC may be flushed. Clocks are shut off to each core.
C6	Processor IA execution cores in this state save their architectural state before removing core voltage. BCLK is off.
C7	Processor IA execution cores in this state behave similarly to the C6 state. If all execution cores request C7, LLC ways may be flushed until it is cleared. If the entire LLC is flushed, voltage will be removed from the LLC.
C8	C7 plus LLC should be flushed.
C9	C8 plus most Uncore voltages at 0V. IA, GT and SA reduced to 0V, while $V_{CCIO}$ stays on.
C10	C9 plus all VRs at PS4 or LPM. 24 MHz clock off

**Note:** Package C-states above C10 are not supported in S-Processor Line paired with Intel® 200 Series Chipset Families Platform Controller Hub.

**Table 4-3. Integrated Memory Controller (IMC) States**

State	Description
Power up	CKE asserted. Active mode.
Pre-charge Power down	CKE de-asserted (not self-refresh) with all banks closed.
Active Power down	CKE de-asserted (not self-refresh) with minimum one bank active.
Self-Refresh	CKE de-asserted using device self-refresh.

**Table 4-4. PCI Express\* Link States**

State	Description
L0	Full on – Active transfer state.
L1	Lowest Active Power Management – Longer exit latency
L3	Lowest power state (power-off) – Longest exit latency

**Table 4-5. Direct Media Interface (DMI) States**

State	Description
L0	Full on – Active transfer state
L1	Lowest Active Power Management – Longer exit latency
L3	Lowest power state (power-off) – Longest exit latency

**Table 4-6. G, S, and C Interface State Combinations**

Global (G) State	Sleep (S) State	Processor Package (C) State	Processor State	System Clocks	Description
G0	S0	C0	Full On	On	Full On
G0	S0	C1/C1E	Auto-Halt	On	Auto-Halt
G0	S0	C3	Deep Sleep	On	Deep Sleep
G0	S0	C6/C7	Deep Power Down	On	Deep Power Down
G0	S0	C8/C9/C10	Off	On	Deeper Power Down
G1	S3	Power off	Off	Off, except RTC	Suspend to RAM
G1	S4	Power off	Off	Off, except RTC	Suspend to Disk
G2	S5	Power off	Off	Off, except RTC	Soft Off
G3	N/A	Power off	Off	Power off	Hard off

## 4.2 Processor IA Core Power Management

While executing code, Enhanced Intel® SpeedStep® Technology and Intel Speed Shift® Technology optimizes the processor's IA core frequency and voltage based on workload. Each frequency and voltage operating point is defined by ACPI as a P-state. When the processor is not executing code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, deeper power C-states have longer entry and exit latencies.

### 4.2.1 OS/HW Controlled P-states

#### 4.2.1.1 Enhanced Intel® SpeedStep® Technology

Enhanced Intel® SpeedStep® Technology enables OS to control and select P-state. The following are the key features of Enhanced Intel® SpeedStep® Technology:

- Multiple frequency and voltage points for optimal performance and power efficiency. These operating points are known as P-states.
- Frequency selection is software controlled by writing to processor internal indicators. The voltage is optimized based on the selected frequency and the number of active processor IA cores.
  - Once the voltage is established, the PLL locks on to the target frequency.
  - All active processor IA cores share the same frequency and voltage. In a multi-core processor, the highest frequency P-state requested among all active IA cores is selected.
  - Software-requested transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition is completed.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Because there is low transition latency between P-states, a significant number of transitions per-second are possible.

#### 4.2.1.2 Intel® Speed Shift Technology

Intel Speed Shift Technology is an energy efficient method of frequency control by the hardware rather than relying on OS control. OS is aware of available hardware P-states and request a desired P-state or it can let Hardware determine the P-state. The OS request is based on its workload requirements and awareness of processor capabilities. Processor decision is based on the different system constraints for example: Workload demand, thermal limits while taking into consideration the minimum and maximum levels and activity window of performance requested by the operating system.

For more details, refer to the following document (Refer related documents section):


- Intel® 64 and IA-32 Architectures Software Developer's Manual (SDM), Volume 3B

#### 4.2.2 Low-Power Idle States

When the processor is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, deeper C-states have longer exit and entry latencies. Resolution of C-states occur at the thread, processor IA core, and processor package level. Thread-level C-states are available if Intel Hyper-Threading Technology is enabled.

***Caution:*** Long term reliability cannot be assured unless all the Low-Power Idle States are enabled.

**Figure 4-3. Idle Power Management Breakdown of the Processor IA Cores**



While individual threads can request low-power C-states, power saving actions only take place once the processor IA core C-state is resolved. processor IA core C-states are automatically resolved by the processor. For thread and processor IA core C-states, a transition to and from C0 state is required before entering any other C-state.

### 4.2.3 Requesting Low-Power Idle States

The primary software interfaces for requesting low-power idle states are through the MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E). However, software may make C-state requests using the legacy method of I/O reads from the ACPI-defined processor clock control registers, referred to as P\_LVLx. This method of requesting C-states provides legacy support for operating systems that initiate C-state transitions using I/O reads.

For legacy operating systems, P\_LVLx I/O reads are converted within the processor to the equivalent MWAIT C-state request. Therefore, P\_LVLx reads do not directly result in I/O reads to the system. The feature, known as I/O MWAIT redirection, should be enabled in the BIOS.

When P\_LVLx I/O instructions are used, MWAIT sub-states cannot be defined. The MWAIT sub-state is always zero if I/O MWAIT redirection is used. By default, P\_LVLx I/O redirections enable the MWAIT 'break on EFLAGS.IF' feature that triggers a wake up on an interrupt, even if interrupts are masked by EFLAGS.IF.

### 4.2.4 Processor IA Core C-State Rules

The following are general rules for all processor IA core C-states, unless specified otherwise:

- A processor IA core C-State is determined by the lowest numerical thread state (such as Thread 0 requests C1E while Thread 1 requests C3 state, resulting in a processor IA core C1E state). Refer the *G, S, and C Interface State Combinations* table.
- A processor IA core transitions to C0 state when:
  - An interrupt occurs.
  - There is an access to the monitored address if the state was entered using an MWAIT/Timed MWAIT instruction.
  - The deadline corresponding to the Timed MWAIT instruction expires.
- An interrupt directed toward a single thread wakes up only that thread.
- If any thread in a processor IA core is active (in C0 state), the core's C-state will resolve to C0.
- Any interrupt coming into the processor package may wake any processor IA core.
- A system reset re-initializes all processor IA cores.

#### Processor IA core C0 State

The normal operating state of a processor IA core where code is being executed.

#### Processor IA core C1/C1E State

C1/C1E is a low-power state entered when all threads within a processor IA core execute a HLT or MWAIT(C1/C1E) instruction.

A System Management Interrupt (SMI) handler returns execution to either Normal state or the C1/C1E state. Refer the *Intel 64 and IA-32 Architectures Software Developer's Manual* for more information.

While a processor IA core is in C1/C1E state, it processes bus snoops and snoops from other threads. For more information on C1E, Refer [Section 4.2.5](#).

### Processor IA core C3 State

Individual threads of a processor IA core can enter the C3 state by initiating a P\_LVL2 I/O read to the P\_BLK or an MWAIT(C3) instruction. A processor IA core in C3 state flushes the contents of its L1 instruction cache, L1 data cache, and L2 cache to the shared LLC, while maintaining its architectural state. All processor IA core clocks are stopped at this point. Because the processor IA core's caches are flushed, the processor does not wake any processor IA core that is in the C3 state when either a snoop is detected or when another processor IA core accesses cacheable memory.

### Processor IA core C6 State

Individual threads of a processor IA core can enter the C6 state by initiating a P\_LVL3 I/O read or an MWAIT(C6) instruction. Before entering processor IA core C6 state, the processor IA core will save its architectural state to a dedicated SRAM. Once complete, a processor IA core will have its voltage reduced to zero volts. During exit, the processor IA core is powered on and its architectural state is restored.

### Processor IA core C7-C10 States

Individual threads of a processor IA core can enter the C7, C8, C9, or C10 state by initiating a P\_LVL4, P\_LVL5, P\_LVL6, P\_LVL7 I/O read (respectively) to the P\_BLK or by an MWAIT(C7/C8/C9/C10) instruction. The processor IA core C7-C10 state exhibits the same behavior as the processor IA core C6 state.

### C-State Auto-Demotion

In general, deeper C-states, such as C6 or C7, have long latencies and have higher energy entry/exit costs. The resulting performance and energy penalties become significant when the entry/exit frequency of a deeper C-state is high. Therefore, incorrect or inefficient usage of deeper C-states have a negative impact on battery life and idle power. To increase residency and improve battery life and idle power in deeper C-states, the processor supports C-state auto-demotion.

There are two C-State auto-demotion options:

- C7/C6 to C3
- C7/C6/C3 To C1

The decision to demote a processor IA core from C6/C7 to C3 or C3/C6/C7 to C1 is based on each processor IA core's immediate residency history. Upon each processor IA core C6/C7 request, the processor IA core C-state is demoted to C3 or C1 until a sufficient amount of residency has been established. At that point, a processor IA core is allowed to go into C3/C6 or C7. Each option can be run concurrently or individually. If the interrupt rate experienced on a processor IA core is high and the processor IA core is rarely in a deep C-state between such interrupts, the processor IA core can be demoted to a C3 or C1 state. A higher interrupt pattern is required to demote a processor IA core to C1 as compared to C3.

This feature is disabled by default. BIOS should enable it in the PMG\_CST\_CONFIG\_CONTROL register. The auto-demotion policy is also configured by this register.

#### 4.2.5 Package C-States


The processor supports C0, C2, C3, C6, C7, C8, C9, and C10 package states. The following is a summary of the general rules for package C-state entry. These apply to all package C-states, unless specified otherwise:

- A package C-state request is determined by the lowest numerical processor IA core C-state amongst all processor IA cores.
- A package C-state is automatically resolved by the processor depending on the processor IA core idle power states and the status of the platform components.
  - Each processor IA core can be at a lower idle power state than the package if the platform does not grant the processor permission to enter a requested package C-state.
  - The platform may allow additional power savings to be realized in the processor.
  - For package C-states, the processor is not required to enter C0 before entering any other C-state.
  - Entry into a package C-state may be subject to auto-demotion – that is, the processor may keep the package in a deeper package C-state than requested by the operating system if the processor determines, using heuristics, that the deeper C-state results in better power/performance.

The processor exits a package C-state when a break event is detected. Depending on the type of break event, the processor does the following:

- If a processor IA core break event is received, the target processor IA core is activated and the break event message is forwarded to the target processor IA core.
  - If the break event is not masked, the target processor IA core enters the processor IA core C0 state and the processor enters package C0.
  - If the break event is masked, the processor attempts to re-enter its previous package state.
- If the break event was due to a memory access or snoop request,
  - But the platform did not request to keep the processor in a higher package C-state, the package returns to its previous C-state.
  - And the platform requests a higher power C-state, the memory access or snoop request is serviced and the package remains in the higher power C-state.

Figure 4-4. Package C-State Entry and Exit



#### Package C0

This is the normal operating state for the processor. The processor remains in the normal state when at least one of its processor IA cores is in the C0 or C1 state or when the platform has not granted permission to the processor to go into a low-power state. Individual processor IA cores may be in deeper power idle states while the package is in C0 state.

#### Package C2 State

Package C2 state is an internal processor state that cannot be explicitly requested by software. A processor enters Package C2 state when either:

- All processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6, but constraints (LTR, programmed timer events in the near future, and so forth) prevent entry to any state deeper than C2 state.
- Or, all processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6 and a memory access request is received. Upon completion of all outstanding memory requests, the processor transitions back into a deeper package C-state.

#### Package C3 State

A processor enters the package C3 low-power state when:

- At least one processor IA core is in the C3 state.
- The other processor IA cores are in a C3 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a request to a package C6/C7 state or deeper state but has allowed a package C3 state.

In package C3-state, the LLC shared cache is valid.

### **Package C6 State**

A processor enters the package C6 low-power state when:

- At least one processor IA core is in the C6 state.
- The other processor IA cores are in a C6 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a package C7 or deeper request but has allowed a C6 package state.

In package C6 state, all processor IA cores have saved their architectural state and have had their voltages reduced to zero volts. It is possible the LLC shared cache is flushed and turned off in package C6 state.

### **Package C7 State**

The processor enters the package C7 low-power state when all processor IA cores are in the C7 or deeper state and the operating system may request that the LLC will be flushed.

processor IA core break events are handled the same way as in package C3 or C6.

Upon exit of the package C7 state, the LLC will be partially enabled once a processor IA core wakes up if it was fully flushed, and will be fully enabled once the processor has stayed out of C7 for a preset amount of time. Power is saved since this prevents the LLC from being re-populated only to be immediately flushed again. Some VRs are reduced to 0V.

### **Package C8 State**

The processor enters C8 states when the processor IA cores lower numerical state is C8.

The C8 state is similar to C7 state, but in addition, the LLC is flushed in a single step, Vcc and Vcc<sub>GT</sub> are reduced to 0V. The display engine stays on.

### **Package C9 State**

The processor enters C9 states when the processor IA cores lower numerical state is C9.

Package C9 state is similar to C8 state; the VRs are off, Vcc, Vcc<sub>GT</sub> and Vcc<sub>SA</sub> at 0V, Vcc<sub>IO</sub> and Vcc<sub>ST</sub> stays on.

### **Package C10 State**

The processor enters C10 states when the processor IA cores lower numerical state is C10.

Package C10 state is similar to the package C9 state, but in addition the IMVP8 VR is in PS4 low-power state, which is near to shut off of the IMVP8 VR. The Vcc<sub>IO</sub> is in low-power mode as well.

### InstantGo

InstantGo is a platform state. On display time out the OS requests the processor to enter package C10 and platform devices at RTD3 (or disabled) in order to attain low power in idle. InstantGo requires proper BIOS (refer to BIOS spec in related documents) and OS configuration.

### Dynamic LLC Sizing

When all processor IA cores request C7 or deeper C-state, internal heuristics dynamically flushes the LLC. Once the processor IA cores enter a deep C-state, depending on their MWAIT sub-state request, the LLC is either gradually flushed N-ways at a time or flushed all at once. Upon the processor IA cores exiting to C0 state, the LLC is gradually expanded based on internal heuristics.

## 4.2.6

### Package C-States and Display Resolutions

The integrated graphics engine has the frame buffer located in system memory. When the display is updated, the graphics engine fetches display data from system memory. Different screen resolutions and refresh rates have different memory latency requirements. These requirements may limit the deepest Package C-state the processor can enter. Other elements that may affect the deepest Package C-state available are the following:

- Display is on or off
- Single or multiple displays
- Native or non-native resolution
- Panel Self Refresh (PSR) technology

**Note:**

Display resolution is not the only factor influencing the deepest Package C-state the processor can get into. Device latencies, interrupt response latencies, and core C-states are among other factors that influence the final package C-state the processor can enter.

The following table lists display resolutions and deepest available package C-State. The display resolutions are examples using common values for blanking and pixel rate. Actual results will vary. The table shows the deepest possible Package C-state. System workload, system idle, and AC or DC power also affect the deepest possible Package C-state.

Table 4-7.

Deepest Package C-State Available

U Processor Line <sup>1,2</sup>		H Processor Line <sup>1,2</sup>		S Processor Line <sup>1,2,3</sup>	
PSR Enabled	PSR Disabled	PSR Enabled <sup>4</sup>	PSR Disabled	PSR Enabled	PSR Disabled
PC10	PC8	PC10	PC8	PC10	PC8

**Notes:**

1. All Deep states are with Display ON.
2. The deepest package C-state depends on various factors, including Platform devices, HW configuration and peripheral software.
3. S-Processor Line supporting PC10 only when paired with CNL PCH-H Intel® 300 Series Chipset Families Platform Controller Hub.
4. All are referring to 800x600, 1024x768, 1280x1024, 1920x1080, 1920x1200, 1920x1440, 2048x1536, 2560x1600, 2560x1920, 2880x1620, 2880x1800, 3200x1800, 3200x2000, 3840x2160 and 4096x2160 resolutions, up to 60 Hz.

## 4.3 Integrated Memory Controller (IMC) Power Management

The main memory is power managed during normal operation and in low-power ACPI C-states.

### 4.3.1 Disabling Unused System Memory Outputs

Any system memory (SM) interface signal that goes to a memory in which it is not connected to any actual memory devices (such as SODIMM connector is unpopulated, or is single-sided) is tri-stated. The benefits of disabling unused SM signals are:

- Reduced power consumption.
- Reduced possible overshoot/undershoot signal quality issues Refer by the processor I/O buffer receivers caused by reflections from potentially un-terminated transmission lines.

When a given rank is not populated, the corresponding control signals (CLK\_P/CLK\_N/ CKE/ODT/CS) are not driven.

At reset, all rows should be assumed to be populated, until it can be proven that they are not populated. This is due to the fact that when CKE is tri-stated with a DRAMs present, the DRAMs are not ensured to maintain data integrity. CKE tri-state should be enabled by BIOS where appropriate, since at reset all rows should be assumed to be populated.

### 4.3.2 DRAM Power Management and Initialization

The processor implements extensive support for power management on the memory interface. Each channel drives 4 CKE pins, one per rank.

The CKE is one of the power-saving means. When CKE is off, the internal DDR clock is disabled and the DDR power is reduced. The power-saving differs according to the selected mode and the DDR type used. For more information, refer to the IDD table in the DDR specification.

The processor supports four different types of power-down modes in package CO state. The different power-down modes can be enabled through configuring PM PDWN configuration register. The type of CKE power-down can be configured through PDWN\_mode (bits 15:12) and the idle timer can be configured through PDWN\_idle\_counter (bits 11:0). The different power-down modes supported are:

- **No power-down (CKE disable)**
- **Active power-down (APD):** This mode is entered if there are open pages when de-asserting CKE. In this mode the open pages are retained. Power-saving in this mode is the lowest. Power consumption of DDR is defined by IDD3P. Exiting this mode is fined by tXP – small number of cycles. For this mode, DRAM DLL should be on.
- **PPD/DLL-off:** In this mode the data-in DLLs on DDR are off. Power-saving in this mode is the best among all power modes. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP, but also tXPDLL (10–20 according to DDR type) cycles until first data transfer is allowed. For this mode, DRAM DLL should be off.
- **Precharged power-down (PPD):** This mode is entered if all banks in DDR are precharged when de-asserting CKE. Power-saving in this mode is intermediate –

better than APD, but less than DLL-off. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP. The difference from APD mode is that when waking-up, all page-buffers are empty.) The LPDDR does not have a DLL. As a result, the power savings are as good as PPD/DLL-off but will have lower exit latency and higher performance.

The CKE is determined per rank, whenever it is inactive. Each rank has an idle counter. The idle-counter starts counting as soon as the rank has no accesses, and if it expires, the rank may enter power-down while no new transactions to the rank arrives to queues. The idle-counter begins counting at the last incoming transaction arrival.

It is important to understand that since the power-down decision is per rank, the IMC can find many opportunities to power down ranks, even while running memory intensive applications; the savings are significant (may be few Watts, according to DDR specification). This is significant when each channel is populated with more ranks.

Selection of power modes should be according to power-performance or thermal trade-off of a given system:

- When trying to achieve maximum performance and power or thermal consideration is not an issue: use no power-down.
- In a system which tries to minimize power-consumption, try using the deepest power-down mode possible – PPD/DLL-off with a low idle timer value.
- In high-performance systems with dense packaging (that is, tricky thermal design) the power-down mode should be considered in order to reduce the heating and avoid DDR throttling caused by the heating.

The default value that BIOS configures in PM PDWN configuration register is 6080 – that is, PPD/DLL-off mode with idle timer of 0x80, or 128 DCLKs. This is a balanced setting with deep power-down mode and moderate idle timer value.

The idle timer expiration count defines the # of DCLKs that a rank is idle that causes entry to the selected power mode. As this timer is set to a shorter time the IMC will have more opportunities to put the DDR in power-down. There is no BIOS hook to set this register. Customers choosing to change the value of this register can do it by changing it in the BIOS. For experiments, this register can be modified in real time if BIOS does not lock the IMC registers.

#### 4.3.2.1

#### Initialization Role of CKE

During power-up, CKE is the only input to the SDRAM that has its level recognized (other than the reset pin) once power is applied. It should be driven LOW by the DDR controller to make sure the SDRAM components float DQ and DQS during power-up. CKE signals remain LOW (while any reset is active) until the BIOS writes to a configuration register. Using this method, CKE is ensured to remain inactive for much longer than the specified 200 micro-seconds after power and clocks to SDRAM devices are stable.

#### 4.3.2.2

#### Conditional Self-Refresh

During S0 idle state, system memory may be conditionally placed into self-refresh state when the processor is in package C3 or deeper power state. Refer to [Section 4.6.1.1](#) for more details on conditional self-refresh with Intel HD Graphics enabled.

When entering the S3 – Suspend-to-RAM (STR) state or S0 conditional self-refresh, the processor IA core flushes pending cycles and then enters SDRAM ranks that are not used by the processor graphics into self-refresh. The CKE signals remain LOW so the SDRAM devices perform self-refresh.

The target behavior is to enter self-refresh for package C3 or deeper power states as long as there are no memory requests to service.

**Table 4-8. Targeted Memory State Conditions**

State	Memory State with Processor Graphics	Memory State with External Graphics
C0, C1, C1E	Dynamic memory rank power-down based on idle conditions.	Dynamic memory rank power-down based on idle conditions.
C3, C6, C7 or deeper	If the processor graphics engine is idle and there are no pending display requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.	If there are no memory requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.
S3	Self-Refresh Mode	Self-Refresh Mode
S4	Memory power-down (contents lost)	Memory power-down (contents lost)

#### 4.3.2.3 Dynamic Power-Down

Dynamic power-down of memory is employed during normal operation. Based on idle conditions, a given memory rank may be powered down. The IMC implements aggressive CKE control to dynamically put the DRAM devices in a power-down state. The processor IA core controller can be configured to put the devices in active power-down (CKE de-assertion with open pages) or precharge power-down (CKE de-assertion with all pages closed). Precharge power-down provides greater power savings but has a bigger performance impact, since all pages will first be closed before putting the devices in power-down mode.

If dynamic power-down is enabled, all ranks are powered up before doing a refresh cycle and all ranks are powered down at the end of refresh.

#### 4.3.2.4 DRAM I/O Power Management

Unused signals should be disabled to save power and reduce electromagnetic interference. This includes all signals associated with an unused memory channel. Clocks, CKE, ODT and CS signals are controlled per DIMM rank and will be powered down for unused ranks.

The I/O buffer for an unused signal should be tri-stated (output driver disabled), the input receiver (differential sense-amp) should be disabled, and any DLL circuitry related ONLY to unused signals should be disabled. The input path should be gated to prevent spurious results due to noise on the unused signals (typically handled automatically when input receiver is disabled).

#### 4.3.3 DDR Electrical Power Gating (EPG)

The DDR I/O of the processor supports Electrical Power Gating (DDR-EPG) while the processor is at C3 or deeper power state.

In C3 or deeper power state, the processor internally gates VDDQ for the majority of the logic to reduce idle power while keeping all critical DDR pins such as CKE and VREF in the appropriate state.



In C7 or deeper power state, the processor internally gates V<sub>CCIO</sub> for all non-critical state to reduce idle power.

In S3 or C-state transitions, the DDR does not go through training mode and will restore the previous training information.

#### 4.3.4 Power Training

BIOS MRC performing Power Training steps to reduce DDR I/O power while keeping reasonable operational margins, still ensuring platform operation. The algorithms attempt to weaken ODT, driver strength and the related buffers parameters both on the MC and the DRAM side and find the best possible trade-off between the total I/O power and the operational margins using advanced mathematical models.

### 4.4 PCI Express\* Power Management

- Active power management support using L1 state.
- All inputs and outputs disabled in L2/L3 Ready state.

**Note:** Processor PEG-PCIe interface does not support L1 Substates (L1.1,L1.2 and L1.2 Substates)

**Note:** Processor PEG-PCIe interface does not support Hot-Plug.

Hot Plug like\* is only supported at Processor PEG-PCIe using Thunderbolt Device.

\* Turning Thunderbolt™ power on and off electrically RTD3 Like

**Note:** The PCI Express\* and DMI interfaces are present only in 2-Chip platform processors.

An increase in power consumption may be observed when PCI Express\* ASPM capabilities are disabled.

**Table 4-9. Package C-States with PCIe\* Link States Dependencies**

PEG/DMI	L-State	Description	Package C-State
DMI	L1	Higher latency, lower power "standby" state	PC6-PC10
PEG	L1, L2, Disabled, NDA (no device attached)	L1- Higher latency, lower power "standby" state L2 – Auxiliary-powered Link, deep-energy-saving state. Disabled - The intent of the Disabled state is to allow a configured Link to be disabled until directed or Electrical Idle is exited (i.e., due to a hot removal and insertion) after entering Disabled. NDA- no physical device is attached on PEG port	PC6-PC7
PEG	L2, Disabled, NDA (no device attached)	L2 – Auxiliary-powered Link, deep-energy-saving state. Disabled - The intent of the Disabled state is to allow a configured Link to be disabled until directed or Electrical Idle is exited (i.e., due to a hot removal and insertion) after entering Disabled. NDA- no physical device is attached on PEG port	PC8-PC10

## 4.5 Direct Media Interface (DMI) Power Management

- Active power management support using L1 state.

**Note:** The PCI Express\* and DMI interfaces are present only in 2-Chip platform processors.

## 4.6 Processor Graphics Power Management

### 4.6.1 Memory Power Savings Technologies

#### 4.6.1.1 Intel® Rapid Memory Power Management (Intel® RMPM)

Intel® Rapid Memory Power Management (Intel® RMPM) conditionally places memory into self-refresh when the processor is in package C3 or deeper power state to allow the system to remain in the deeper power states longer for memory not reserved for graphics memory. Intel RMPM functionality depends on graphics/display state (relevant only when processor graphics is being used), as well as memory traffic patterns generated by other connected I/O devices.

#### 4.6.1.2 Intel® Smart 2D Display Technology (Intel® S2DDT)

Intel® S2DDT reduces display refresh memory traffic by reducing memory reads required for display refresh. Power consumption is reduced by less accesses to the IMC. Intel® S2DDT is only enabled in single pipe mode.

Intel® S2DDT is most effective with:

- Display images well suited to compression, such as text windows, slide shows, and so on. Poor examples are 3D games.
- Static screens such as screens with significant portions of the background showing 2D applications, processor benchmarks, and so on, or conditions when the processor is idle. Poor examples are full-screen 3D games and benchmarks that flip the display image at or near display refresh rates.

### 4.6.2 Display Power Savings Technologies

#### 4.6.2.1 Intel® (Seamless and Static) Display Refresh Rate Switching (DRRS) with eDP\* Port

Intel® DRRS provides a mechanism where the monitor is placed in a slower refresh rate (the rate at which the display is updated). The system is smart enough to know that the user is not displaying either 3D or media like a movie where specific refresh rates are required. The technology is very useful in an environment such as a plane where the user is in battery mode doing E-mail, or other standard office applications. It is also useful where the user may be viewing web pages or social media sites while in battery mode.

#### 4.6.2.2 Intel® Automatic Display Brightness

Intel® Automatic Display Brightness feature dynamically adjusts the backlight brightness based upon the current ambient light environment. This feature requires an additional sensor to be on the panel front. The sensor receives the changing ambient light conditions and sends the interrupts to the Intel Graphics driver. As per the change



in Lux, (current ambient light illuminance), the new backlight setting can be adjusted through BLC. The converse applies for a brightly lit environment. Intel Automatic Display Brightness increases the backlight setting.

#### 4.6.2.3 Smooth Brightness

The Smooth Brightness feature is the ability to make fine grained changes to the screen brightness. All Windows\* 10 system that support brightness control are required to support Smooth Brightness control and it should be supporting 101 levels of brightness control. Apart from the Graphics driver changes, there may be few System BIOS changes required to make this feature functional.

#### 4.6.2.4 Intel® Display Power Saving Technology (Intel® DPST) 6.0

The Intel DPST technique achieves backlight power savings while maintaining a good visual experience. This is accomplished by adaptively enhancing the displayed image while decreasing the backlight brightness simultaneously. The goal of this technique is to provide equivalent end-user-perceived image quality at a decreased backlight power level.

1. The original (input) image produced by the operating system or application is analyzed by the Intel DPST subsystem. An interrupt to Intel DPST software is generated whenever a meaningful change in the image attributes is detected. (A meaningful change is when the Intel DPST software algorithm determines that enough brightness, contrast, or color change has occurred to the displaying images that the image enhancement and backlight control needs to be altered).
2. Intel DPST subsystem applies an image-specific enhancement to increase image contrast, brightness, and other attributes.
3. A corresponding decrease to the backlight brightness is applied simultaneously to produce an image with similar user-perceived quality (such as brightness) as the original image.

Intel® DPST 6.0 has improved the software algorithms and has minor hardware changes to better handle backlight phase-in and ensures the documented and validated method to interrupt hardware phase-in.

#### 4.6.2.5 Panel Self-Refresh 2 (PSR 2)

Panel Self-Refresh feature allows the Processor Graphics core to enter low-power state when the frame buffer content is not changing constantly. This feature is available on panels capable of supporting Panel Self-Refresh. Apart from being able to support, the eDP\* panel should be eDP 1.4 compliant. PSR 2 adds partial frame updates and requires an eDP 1.4 compliant panel.

PSR2 is limited to 3200x2000@60 Maximum display resolution.

#### 4.6.2.6 Low-Power Single Pipe (LPSP)

Low-power single pipe is a power conservation feature that helps save power by keeping the inactive pipes powered OFF. This feature is enabled only in a single display configuration without any scaling functionalities. This feature is supported from 4th Generation Intel® Core™ processor family onwards. LPSP is achieved by keeping a single pipe enabled during eDP\* only with minimal display pipeline support. This feature is panel independent and works with any eDP panel (port A) in single display mode.

## 4.6.3 Processor Graphics Core Power Savings Technologies

### 4.6.3.1 Intel® Graphics Dynamic Frequency

Intel® Turbo Boost Technology 2.0 is the ability of the processor IA cores and graphics (Graphics Dynamic Frequency) cores to opportunistically increase frequency and/or voltage above the guaranteed processor and graphics frequency for the given part. Intel Graphics Dynamic Frequency is a performance feature that makes use of unused package power and thermals to increase application performance. The increase in frequency is determined by how much power and thermal budget is available in the package, and the application demand for additional processor or graphics performance. The processor IA core control is maintained by an embedded controller. The graphics driver dynamically adjusts between P-States to maintain optimal performance, power, and thermals. The graphics driver will always place the graphics engine in its lowest possible P-State. Intel Graphics Dynamic Frequency requires BIOS support. Additional power and thermal budget should be available.

### 4.6.3.2 Intel® Graphics Render Standby Technology (Intel® GRST)

The final power savings technology from Intel happens while the system is asleep. This is another technology where the voltage is adjusted down. For RC6 the voltage is adjusted very low, or very close to zero, what may reduced power by over 1000.

### 4.6.3.3 Dynamic FPS (DFPS)

Dynamic FPS (DFPS) or dynamic frame-rate control is a runtime feature for improving power-efficiency for 3D workloads. Its purpose is to limit the frame-rate of full screen 3D applications without compromising on user experience. By limiting the frame rate, the load on the graphics engine is reduced, giving an opportunity to run the Processor Graphics at lower speeds, resulting in power savings. This feature works in both AC/DC modes.

## 4.7 System Agent Enhanced Intel® Speedstep® Technology

System Agent Enhanced Intel® Speedstep® Technology, a new feature for this processor, is dynamic voltage frequency scaling of the System Agent clock based on memory utilization. Unlike processor core and package Enhanced Intel® Speedstep® Technology, System Agent Enhanced Intel® Speedstep® Technology has only two valid operating points.

When workload is low and SA Enhanced Speedstep® Technology is enabled, the DDR data rate may drop temporally as follows:

- LPDDR3 – 1066 MT/s
- DDR4 – 1333 MT/s

Before changing the DDR data rate, the processor sets DDR to self-refresh and changes needed parameters. The DDR voltage remains stable and unchanged.

BIOS/MRC DDR training at high and low frequencies sets I/O and timing parameters.

**Note:** The H/S-Processor Lines do not support System Agent Enhanced Intel® Speedstep® Technology



## 4.8 Voltage Optimization

Voltage Optimization opportunistically provides reduction in power consumption, that is, a boost in performance at a given PL1. Over time the benefit is reduced. There is no change to base frequency or turbo frequency. During system validation and tuning, this feature should be disabled to reflect processor power and performance that is expected over time.

This feature is available on selected SKUs.

## 4.9 ROP (Rest Of Platform) PMIC

In addition to discrete voltage regulators, Intel supports specific PMIC (Power Management Integrated Circuit) models to power the ROP rails. PMICs are typically classified as "Premium" or "Volume" ROP PMICs.

§ §

# 5 Thermal Management

---

## 5.1 Processor Thermal Management

The thermal solution provides both component-level and system-level thermal management. To allow optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed so that the processor:

- Bare Die Parts: Remains below the maximum junction temperature ( $T_{j\text{MAX}}$ ) specification at the maximum thermal design power (TDP).
- Lidded Parts: Remains below the maximum case temperature ( $T_{c\text{max}}$ ) specification at the maximum thermal design power.
- Conforms to system constraints, such as system acoustics, system skin-temperatures, and exhaust-temperature requirements.

**Caution:** Thermal specifications given in this chapter are on the component and package level and apply specifically to the processor. Operating the processor outside the specified limits may result in permanent damage to the processor and potentially other components in the system.

### 5.1.1 Thermal Considerations

The processor TDP is the maximum sustained power that should be used for design of the processor thermal solution. TDP is a power dissipation and component temperature operating condition limit, specified in this document, that is validated during manufacturing for the base configuration when executing a near worst case commercially available workload without AVX as specified by Intel for the SKU segment. TDP may be exceeded for short periods of time or if running a very high power workload.

To allow the optimal operation and long-term reliability of Intel processor-based systems, the processor must remain within the minimum and maximum component temperature specifications. For lidded parts, the appropriate case temperature (TCASE) specifications is defined by the applicable thermal profile. For bare die parts the component temperature specification is the applicable  $T_{j\text{max}}$ .

Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system.

The processor integrates multiple processing IA cores, graphics cores and for some SKUs a PCH, or a PCH and EDRAM, on a single package. This may result in power distribution differences across the package and should be considered when designing the thermal solution.

Intel® Turbo Boost Technology 2.0 allows processor IA cores to run faster than the base frequency. It is invoked opportunistically and automatically as long as the processor is conforming to its temperature, voltage, power delivery and current control limits. When Intel® Turbo Boost Technology 2.0 is enabled:

- Applications are expected to run closer to TDP more often as the processor will attempt to maximize performance by taking advantage of estimated available energy budget in the processor package.
- The processor may exceed the TDP for short durations to utilize any available thermal capacitance within the thermal solution. The duration and time of such operation can be limited by platform runtime configurable registers within the processor.
- Graphics peak frequency operation is based on the assumption of only one of the graphics domains (GT) being active. This definition is similar to the IA core Turbo concept, where peak turbo frequency can be achieved when only one IA core is active. Depending on the workload being applied and the distribution across the graphics domains the user may not observe peak graphics frequency for a given workload or benchmark.
- Thermal solutions and platform cooling that are designed to less than thermal design guidance may experience thermal and performance issues. For more details,

**Note:** Intel® Turbo Boost Technology 2.0 availability may vary between the different SKUs.

## 5.1.2 Intel® Turbo Boost Technology 2.0 Power Monitoring

When operating in turbo mode, the processor monitors its own power and adjusts the processor and graphics frequencies to maintain the average power within limits over a thermally significant time period. The processor estimates the package power for all components on package. In the event that a workload causes the temperature to exceed program temperature limits, the processor will protect itself using the Adaptive Thermal Monitor.

## 5.1.3 Intel® Turbo Boost Technology 2.0 Power Control

Illustration of Intel® Turbo Boost Technology 2.0 power control is shown in the following sections and figures. Multiple controls operate simultaneously allowing customization for multiple system thermal and power limitations. These controls allow for turbo optimizations within system constraints and are accessible using MMIO, or PECI interfaces.

### 5.1.3.1 Package Power Control

The package power control settings of PL1, PL2, PL3, PL4 and Tau allow the designer to configure Intel Turbo Boost Technology 2.0 to match the platform power delivery and package thermal solution limitations.


- Power Limit 1 (PL1): A threshold for average power that will not exceed - recommend to set to equal TDP power. PL1 should not be set higher than thermal solution cooling limits.
- Power Limit 2 (PL2): A threshold that if exceeded, the PL2 rapid power limiting algorithms will attempt to limit the spike above PL2.
- Power Limit 3 (PL3): A threshold that if exceeded, the PL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PL3 by reactively limiting frequency. This is an optional setting
- Power Limit 4 (PL4): A limit that will not be exceeded, the PL4 power limiting algorithms will preemptively limit frequency to prevent spikes above PL4.

- Turbo Time Parameter (Tau): An averaging constant used for PL1 exponential weighted moving average (EWMA) power calculation.

**Note:** Implementation of Intel® Turbo Boost Technology 2.0 only requires configuring PL1, PL1 Tau, and PL2.

**Note:** PL3 and PL4 are disabled by default.

**Figure 5-1. Package Power Control**



### 5.1.3.2 Platform Power Control

The processor supports Psys (Platform Power) to enhance processor power management. The Psys signal needs to be sourced from a compatible charger circuit and routed to the IMVP8 (voltage regulator). This signal will provide the total thermally relevant platform power consumption (processor and rest of platform) via SVID to the processor.

When the Psys signal is properly implemented, the system designer can utilize the package power control settings of PsysPL1/Tau, PsysPL2 and PsysPL3 for additional manageability to match the platform power delivery and platform thermal solution limitations for Intel® Turbo Boost Technology 2.0. The operation of the PsysPL1/tau, PsysPL2 and PsysPL3 is analogous to the processor power limits described in [Section 5.1.3.1](#).

- Platform Power Limit 1 (PsysPL1): A threshold for average platform power that will not be exceeded - recommend to set to equal platform thermal capability.
- Platform Power Limit 2 (PsysPL2): A threshold that if exceeded, the PsysPL2 rapid power limiting algorithms will attempt to limit the spikes above PsysPL2.
- Platform Power Limit 3 (PsysPL3): A threshold that if exceeded, the PsysPL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PsysPL3 by reactively limiting frequency.



- PsysPL1 Tau: An averaging constant used for PsysPL1 exponential weighted moving average (EWMA) power calculation.
- The Psys signal and associated power limits / Tau are optional for the system designer and disabled by default.
- The Psys data will not include power consumption for charging.

#### 5.1.3.3 Turbo Time Parameter (Tau)

Turbo Time Parameter (Tau) is a mathematical parameter (units of seconds) that controls the Intel® Turbo Boost Technology 2.0 algorithm. During a maximum power turbo event, the processor could sustain PL2 for a duration longer than the Turbo Time Parameter. If the power value and/or Turbo Time Parameter is changed during runtime, it may take some time based on the new Turbo Time Parameter level for the algorithm to settle at the new control limits. The time varies depending on the magnitude of the change, power limits, and other factors. There is an individual Turbo Time Parameter associated with Package Power Control and Platform Power Control.

### 5.1.4 Configurable TDP (cTDP) and Low-Power Mode

Configurable TDP (cTDP) and Low-Power Mode (LPM) form a design option where the processor's behavior and package TDP are dynamically adjusted to a desired system performance and power envelope. Configurable TDP and Low-Power Mode technologies offer opportunities to differentiate system design while running active workloads on select processor SKUs through scalability, configuration and adaptability. The scenarios or methods by which each technology is used are customizable but typically involve changes to PL1 and associated frequencies for the scenario with a resultant change in performance depending on system's usage. Either technology can be triggered by (but are not limited to) changes in OS power policies or hardware events such as docking a system, flipping a switch or pressing a button. cTDP and LPM are designed to be configured dynamically and do not require an operating system reboot.

**Note:** Configurable TDP and Low-Power Mode technologies are not battery life improvement technologies.

#### 5.1.4.1 Configurable TDP

**Note:** Configurable TDP availability may vary between the different SKUs.

With cTDP, the processor is now capable of altering the maximum sustained power with an alternate processor IA core base frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired. Configurable TDP can be enabled using Intel's DPTF driver or through HW/EC firmware. Enabling cTDP using the DPTF driver is recommended as Intel does not provide specific application or EC source code.

cTDP consists of three modes as shown in the following table.

**Table 5-1. Configurable TDP Modes**

Mode	Description
Base	The average power dissipation and junction temperature operating condition limit, specified in <a href="#">Table 5-2</a> and <a href="#">Table 5-5</a> for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.
TDP-Up	The SKU-specific processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Up configuration in <a href="#">Table 5-2</a> and <a href="#">Table 5-5</a> . The Configurable TDP-Up Frequency and corresponding TDP is higher than the processor IA core Base Frequency and SKU Segment Base TDP.
TDP-Down	The processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Down configuration in <a href="#">Table 5-2</a> and <a href="#">Table 5-5</a> . The Configurable TDP-Down Frequency and corresponding TDP is lower than the processor IA core Base Frequency and SKU Segment Base TDP.

In each mode, the Intel® Turbo Boost Technology 2.0 power limits are reprogrammed along with a new OS controlled frequency range. The DPTF driver assists in all these operations. The cTDP mode does not change the max per-processor IA core turbo frequency.

#### 5.1.4.2 Low-Power Mode

Low-Power Mode (LPM) can provide cooler and quieter system operation. By combining several active power limiting techniques, the processor can consume less power while running at equivalent low frequencies. Active power is defined as processor power consumed while a workload is running and does not refer to the power consumed during idle modes of operation. LPM is only available using the Intel® DPTF driver.

Through the DPTF driver, LPM can be configured to use each of the following methods to reduce active power:

Restricting package power control limits and Intel® Turbo Boost Technology availability  
Off-Lining processor IA core activity (Move processor traffic to a subset of cores)

Placing a processor IA Core at LFM or LSF (Lowest Supported Frequency) Utilizing IA clock modulation.

LPM power as listed in the TDP Specifications table is defined at point which processor IA core working at LSF, GT = RPn and 1 IA core active.

Off-lining processor IA core activity is the ability to dynamically scale a workload to a limited subset of cores in conjunction with a lower turbo power limit. It is one of the main vectors available to reduce active power. However, not all processor activity is ensured to be able to shift to a subset of cores. Shifting a workload to a limited subset of cores allows other processor IA cores to remain idle and save power. Therefore, when LPM is enabled, less power is consumed at equivalent frequencies.

Minimum Frequency Mode MFM of operation, which is the lowest supported frequency (LSF) at the LFM voltage, has been made available for use under LPM for further reduction in active power beyond LFM capability to enable cooler and quieter modes of operation.

## 5.1.5 Thermal Management Features

Occasionally the processor may operate in conditions that are near to its maximum operating temperature. This can be due to internal overheating or overheating within the platform. In order to protect the processor and the platform from thermal failure, several thermal management features exist to reduce package power consumption and thereby temperature in order to remain within normal operating limits. Furthermore, the processor supports several methods to reduce memory power.

### 5.1.5.1 Adaptive Thermal Monitor

The purpose of the Adaptive Thermal Monitor is to reduce processor IA core power consumption and temperature until it operates below its maximum operating temperature. Processor IA core power reduction is achieved by:

- Adjusting the operating frequency (using the processor IA core ratio multiplier) and voltage.
- Modulating (starting and stopping) the internal processor IA core clocks (duty cycle).

The Adaptive Thermal Monitor can be activated when the package temperature, monitored by any digital thermal sensor (DTS), meets its maximum operating temperature. The maximum operating temperature implies maximum junction temperature  $T_{j\text{MAX}}$ .

Reaching the maximum operating temperature activates the Thermal Control Circuit (TCC). When activated the TCC causes both the processor IA core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated.

$T_{j\text{MAX}}$  is factory calibrated and is not user configurable.

The Adaptive Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. It is not intended as a mechanism to maintain processor thermal control to  $PL1 = TDP$ . The system design should provide a thermal solution that can maintain normal operation when  $PL1 = TDP$  within the intended usage range.

Adaptive Thermal Monitor protection is always enabled.

#### 5.1.5.1.1 TCC Activation Offset

TCC Activation Offset can be set as an offset from the maximum allowed component temperature to lower the onset of TCC and Adaptive Thermal Monitor. In addition, the processor has added an optional time window (Tau) to manage processor performance at the TCC Activation offset value via an EWMA (Exponential Weighted Moving Average) of temperature.

#### TCC Activation Offset with $Tau=0$

An offset (degrees Celsius) can be written and the offset value will be subtracted from the value found in bits [23:16]. When the time window (Tau) is set to zero, there will be no averaging, the offset, will be subtracted from the  $T_{j\text{MAX}}$  value and used as a new

max temperature set point for Adaptive Thermal Monitoring. This will have the same behavior as in prior products to have TCC activation and Adaptive Thermal Monitor to occur at this lower target silicon temperature.

If enabled, the offset should be set lower than any other passive protection such as ACPI \_PSV trip points

#### **TCC Activation Offset with Tau**

To manage the processor with the EWMA (Exponential Weighted Moving Average) of temperature, an offset (degrees Celsius) is written and the time window (Tau) is written. The Offset value will be subtracted from the value found in bits [23:16] and be the temperature.

The processor will manage to this average temperature by adjusting the frequency of the various domains. The instantaneous  $T_j$  can briefly exceed the average temperature. The magnitude and duration of the overshoot is managed by the time window value (Tau).

This averaged temperature thermal management mechanism is in addition, and not instead of  $T_{j\text{MAX}}$  thermal management. That is, whether the TCC activation offset is 0 or not, TCC Activation will occur at  $T_{j\text{MAX}}$ .

##### **5.1.5.1.2 Frequency / Voltage Control**

Upon Adaptive Thermal Monitor activation, the processor attempts to dynamically reduce processor temperature by lowering the frequency and voltage operating point. The operating points are automatically calculated by the processor IA core itself and do not require the BIOS to program them as with previous generations of Intel processors. The processor IA core will scale the operating points such that:

- The voltage will be optimized according to the temperature, the processor IA core bus ratio and number of processor IA cores in deep C-states.
- The processor IA core power and temperature are reduced while minimizing performance degradation.

Once the temperature has dropped below the trigger temperature, the operating frequency and voltage will transition back to the normal system operating point.

Once a target frequency/bus ratio is resolved, the processor IA core will transition to the new target automatically.

- On an upward operating point transition the voltage transition precedes the frequency transition.
- On a downward transition the frequency transition precedes the voltage transition.
- The processor continues to execute instructions. However, the processor will halt instruction execution for frequency transitions.

If a processor load-based Enhanced Intel® SpeedStep® Technology/P-state transition is initiated while the Adaptive Thermal Monitor is active, there are two possible outcomes:

- If the P-state target frequency is higher than the processor IA core optimized target frequency, the P-state transition will be deferred until the thermal event has been completed.
- If the P-state target frequency is lower than the processor IA core optimized target frequency, the processor will transition to the P-state operating point.

#### 5.1.5.1.3 Clock Modulation

If the frequency/voltage changes are unable to end an Adaptive Thermal Monitor event, the Adaptive Thermal Monitor will utilize clock modulation. Clock modulation is done by alternately turning the clocks off and on at a duty cycle (ratio between clock “on” time and total time) specific to the processor. The duty cycle is factory configured to 25% on and 75% off and cannot be modified. The period of the duty cycle is configured to 32 microseconds when the Adaptive Thermal Monitor is active. Cycle times are independent of processor frequency. A small amount of hysteresis has been included to prevent excessive clock modulation when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the Adaptive Thermal Monitor goes inactive and clock modulation ceases. Clock modulation is automatically engaged as part of the Adaptive Thermal Monitor activation when the frequency/voltage targets are at their minimum settings. Processor performance will be decreased when clock modulation is active. Snooping and interrupt processing are performed in the normal manner while the Adaptive Thermal Monitor is active.

Clock modulation will not be activated by the Package average temperature control mechanism.

#### 5.1.5.2 Digital Thermal Sensor

Each processor has multiple on-die Digital Thermal Sensor (DTS) that detects the processor IA, GT and other areas of interest instantaneous temperature.

Temperature values from the DTS can be retrieved through:

- A software interface using processor internal indicators.
- A processor hardware interface as described in Platform Environmental Control Interface (PECI).

When temperature is retrieved by the processor internal indicators, it is the instantaneous temperature of the given DTS. When temperature is retrieved using PECI, it is the average of the highest DTS temperature in the package over a 256 ms time window. Intel recommends using the PECI reported temperature for platform thermal control that benefits from averaging, such as fan speed control. Code execution is halted in C1 or deeper C- states. Package temperature can still be monitored through PECI in lower C-states.

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor ( $T_{j\text{MAX}}$ ), regardless of TCC activation offset. It is the responsibility of software to convert the relative temperature to an absolute temperature. The absolute reference temperature is readable. The temperature returned by the DTS is an implied negative integer indicating the relative offset from  $T_{j\text{MAX}}$ . The DTS does not report temperatures greater than  $T_{j\text{MAX}}$ . The DTS-relative temperature readout directly impacts the Adaptive Thermal Monitor trigger point. When a package DTS indicates that it has reached the TCC activation (a reading of 0x0, except when the TCC activation offset is changed), the TCC will activate and indicate an Adaptive Thermal Monitor event. A TCC activation will lower both processor IA core and graphics core frequency, voltage, or both. Changes to the temperature can be detected using two programmable thresholds located in the processor thermal internal indicators. These thresholds have the capability of generating interrupts using the processor IA core's local APIC. Refer to the *Intel 64 and IA-32 Architectures Software Developer's Manual* for specific register and programming details.

#### 5.1.5.2.1 **Digital Thermal Sensor Accuracy (Taccuracy)**

The error associated with DTS measurements will not exceed  $\pm 5$  °C within the entire operating range.

#### 5.1.5.2.2 **Fan Speed Control with Digital Thermal Sensor**

Digital Thermal Sensor based fan speed control ( $T_{FAN}$ ) is a recommended feature to achieve optimal thermal performance. At the  $T_{FAN}$  temperature, Intel recommends full cooling capability before the DTS reading reaches  $T_{JMAX}$ .

#### 5.1.5.3 **PROCHOT# Signal**

PROCHOT# (processor hot) is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling.

#### 5.1.5.4 **Bi-Directional PROCHOT#**

By default, the PROCHOT# signal is set to input only. When configured as an input or bi-directional signal, PROCHOT# can be used for thermally protecting other platform components should they overheat as well. When PROCHOT# is driven by an external device:

- The package will immediately transition to the lowest P-State (Pn) supported by the processor IA cores and graphics cores. This is contrary to the internally-generated Adaptive Thermal Monitor response.
- Clock modulation is not activated.

The processor package will remain at the lowest supported P-state until the system de-asserts PROCHOT#. The processor can be configured to generate an interrupt upon assertion and de-assertion of the PROCHOT# signal.

When PROCHOT# is configured as a bi-directional signal and PROCHOT# is asserted by the processor, it is impossible for the processor to detect a system assertion of PROCHOT#. The system assertion will have to wait until the processor de-asserts PROCHOT# before PROCHOT# action can occur due to the system assertion. While the processor is hot and asserting PROCHOT#, the power is reduced but the reduction rate is slower than the system PROCHOT# response of < 100 us. The processor thermal control is staged in smaller increments over many milliseconds. This may cause several milliseconds of delay to a system assertion of PROCHOT# while the output function is asserted.

#### 5.1.5.5 **Voltage Regulator Protection Using PROCHOT#**

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and assert PROCHOT# and, if enabled, activate the TCC when the temperature limit of the VR is reached. When PROCHOT# is configured as a bi-directional or input only signal, if the system assertion of PROCHOT# is recognized by the processor, it will result in an immediate transition to the lowest P-State (Pn) supported by the processor IA cores and graphics cores. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. Overall, the system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP.

#### 5.1.5.6 Thermal Solution Design and PROCHOT# Behavior

With a properly designed and characterized thermal solution, it is anticipated that PROCHOT# will only be asserted for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. However, an under-designed thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may:

- Cause a noticeable performance loss.
- Result in prolonged operation at or above the specified maximum junction temperature and affect the long-term reliability of the processor.
- May be incapable of cooling the processor even when the TCC is active continuously (in extreme situations).

#### 5.1.5.7 Low-Power States and PROCHOT# Behavior

Depending on package power levels during package C-states, outbound PROCHOT# may de-assert while the processor is idle as power is removed from the signal. Upon wake up, if the processor is still hot, the PROCHOT# will re-assert. Although, typically package idle state residency should resolve any thermal issues. The PECI interface is fully operational during all C-states and it is expected that the platform continues to manage processor IA core and package thermals even during idle states by regularly polling for thermal data over PECI.

#### 5.1.5.8 THERMTRIP# Signal

Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the package will automatically shut down when the silicon has reached an elevated temperature that risks physical damage to the product. At this point, the THERMTRIP# signal will go active.

#### 5.1.5.9 Critical Temperature Detection

Critical Temperature detection is performed by monitoring the package temperature. This feature is intended for graceful shutdown before the THERMTRIP# is activated. However, the processor execution is not guaranteed between critical temperature and THERMTRIP#. If the Adaptive Thermal Monitor is triggered and the temperature remains high, a critical temperature status and sticky bit are latched and the condition also generates a thermal interrupt, if enabled.

#### 5.1.5.10 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption using clock modulation. This mechanism is referred to as "On-Demand" mode and is distinct from Adaptive Thermal Monitor and bi-directional PROCHOT#. The processor platforms should not rely on software usage of this mechanism to limit the processor temperature. On-Demand Mode can be accomplished using processor internal indicators or chipset I/O emulation. On-Demand Mode may be used in conjunction with the Adaptive Thermal Monitor. However, if the system software tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode.

### 5.1.5.11 I/O Emulation-Based On-Demand Mode

I/O emulation-based clock modulation provides legacy support for operating system software that initiates clock modulation through I/O writes to ACPI defined processor clock control registers on the chipset (PROC\_CNT). Thermal throttling using this method will modulate all processor IA cores simultaneously.

## 5.1.6 Intel® Memory Thermal Management

The processor provides thermal protection for system memory by throttling memory traffic when using either DIMM modules or a memory down implementation. Two levels of throttling are supported by the processor, either a warm threshold or hot threshold that is customizable through memory mapped I/O registers. Throttling based on the warm threshold should be an intermediate level of throttling. Throttling based on the hot threshold should be the most severe. The amount of throttling is dynamically controlled by the processor.

The on Die Thermal Sensor (ODTS) uses a physical thermal sensor on DRAM dies. ODTS is available for DDR4 and LPDDR3. It is used to set refresh rate according to DRAM temperature.

The memory controller reads LPDDR3 MR4 or DDR4 MR3 and configures the DDR refresh rate accordingly.

DDR4 temperature may be acquired through an on-board thermal sensor (TS-on-Board), retrieved by an embedded controller and reported to the processor through the PECI 3.1 interface. This methodology is known as PECI injected temperature. This is a method of Closed Loop Thermal Management (CLTM).

The following notes apply only to [Table 5-2](#), [Table 5-4](#) and [Table 5-5](#).

Note	Definition
1	The TDP and Configurable TDP values are the average power dissipation in junction temperature operating condition limit, for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.
2	TDP workload may consist of a combination of processor IA core intensive and graphics core intensive applications.
3	Can be modified at runtime with MMIO and with PECI commands.
4	'Turbo Time Parameter' is a mathematical parameter (units of seconds) that controls the processor turbo algorithm using a moving average of energy usage. Do not set the Turbo Time Parameter to a value less than 0.1 seconds. refer to <a href="#">Section 5.1.3.2</a> for further information.
5	Shown limit is a time averaged power, based upon the Turbo Time Parameter. Absolute product power may exceed the set limits for short durations or under virus or uncharacterized workloads.
6	Processor will be controlled to specified power limit as described in <a href="#">Section 5.1.2</a> . If the power value and/or 'Turbo Time Parameter' is changed during runtime, it may take a short period of time (approximately 3 to 5 times the 'Turbo Time Parameter') for the algorithm to settle at the new control limits.
7	This is a hardware default setting and not a behavioral characteristic of the part. The reference BIOS code may override the hardware default power limit values to optimize performance
8	For controllable turbo workloads, the PL2 limit may be exceeded for up to 10 ms.
9	Refer to <a href="#">Table 5-1</a> for the definitions of 'base', 'TDP-Up' and 'TDP-Down'.
10	LPM power level is an opportunistic power and is not a guaranteed value as usages and implementations may vary.
11	Power limits may vary depending on if the product supports the 'TDP-up' and/or 'TDP-down' modes.

Note	Definition
12	The processor die and OPCM die do not reach maximum sustained power simultaneously since the sum of the 2 dies estimated power budget is controlled to be equal to or less than the package TDP (PL1) limit.
13	cTDP down power is based on GT2 equivalent graphics configuration. cTDP down does not decrease the number of active Processor Graphics EUs, but relies on Power Budget Management (PL1) to achieve the specified power level.
14	May vary based on SKU, Not all SKUs have cTDP up/down, each SKU has a different base Frequency and cTDP frequency respective.
15	Sustained residencies at high voltages and temperatures may temporarily limit turbo frequency.
16	The formula of $PL2=PL1*1.25$ is the hardware default but may not represent the optimum value for processor performance.
17	PL1 Tau max recommendation value is the default value in the BIOS/BKC and this value is been tested

## 5.2 H/U-Processor Line Thermal and Power Specifications

Table 5-2. TDP Specifications (H/U-Processor Line)

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Configuration	Processor IA Core Frequency	Graphics core Frequency	Thermal Design Power (TDP) [W]	Scenario Design Power (SDP) [W]	Notes	
H-Processor Line BGA	8-Core GT2 45W	Base	2.4 GHz	1.25 GHz to 1.2 GHz	45	N/A	1,9,10, 11,15	
		Configurable TDP-Down	2.3 GHz		35			
		LPM	0.8 GHz	0.35 GHz	~34.5			
	6-Core GT2 45W	Base	2.0 GHz to 2.9 GHz	1.1 GHz to 1.2 GHz	45			
		Configurable TDP-Down	1.6 GHz to 2.4 GHz		35			
		LPM	0.8 GHz	0.35 GHz	~34.5			
	4-Core GT2 45W	Base	2.3 GHz to 3.0 GHz	1 GHz to 1.1 GHz	45	N/A		
		Configurable TDP-Down	1.8 GHz to 2.6 GHz		35			
		LPM	0.8 GHz	0.35 GHz	~34.5			
U-Processor Line BGA	4- Core GT3 28W with OPC	Base	2.3 GHz to 2.7 GHz	1.05 GHz to 1.2 GHz	28	N/A	1,9,10, 11,12, 15	
		Configurable TDP-Down	1.7 GHz to 1.9 GHz		20			
		LFM	0.4 GHz	0.3 GHz	~22.5			
	2- Core GT3 28W with OPC	Base	2.7 GHz to 3 GHz	1.05 GHz	28	N/A	1,9,10, 11,12, 15	
		Configurable TDP-Down	1.7 GHz to 2.2 GHz		20			
		LFM	0.4 GHz	0.3 GHz	~22.5			
	4- Core GT3 15W	Base	1.4 GHz	1.1 GHz	15	N/A	1,9,10, 11,12, 15	
		LFM	0.4 GHz	0.3 GHz	9.5			
	4- Core GT2 15W	Configurable TDP-Up	1.8 GHz	1.05 GHz	25	N/A	1,9,10, 11,12, 15	
		Base	1.6 GHz		15			
		Configurable TDP-Down	0.8 GHz		10			
		LFM	0.4 GHz	0.3 GHz	9.5			
	2- Core GT2 15W	Configurable TDP-Up	2.3 GHz	1.0 GHz	25	N/A	1,9,10, 11,12, 15	
		Base	2.1 GHz		15			
		Configurable TDP-Down	0.8 GHz		10			
		LFM	0.4 GHz	0.3 GHz	9.5			

**Note:** The ~ sign stands for approximation.

**Table 5-3. Package Turbo Specifications (H/U-Processor Line)**

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Parameter	Min.	Hardware Default	Max Value	recommended Value	Units	Notes
H-Processor Line BGA	6-Core GT2 45W	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 45 PL1*1.25	448 N/A N/A	28 N/A N/A	s W W	3,4,5,6 ,7,8,14 ,16,17
	4-Core GT2 45W	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 45 PL1*1.25	448 N/A N/A	28 N/A N/A	s W W	3,4,5,6 ,7,8,14 ,16,17
U-Processor Line BGA	4- Core GT3 28W with OPC	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 28 PL1*1.25	448 N/A N/A	28 N/A N/A	s W W	3,4,5,6 ,7,8,14 ,16,17
U-Processor Line BGA	2- Core GT3 28W with OPC	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 28 PL1*1.25	448 N/A N/A	28 N/A N/A	s W W	3,4,5,6 ,7,8,14 ,1,17
U-Processor Line BGA	2- Core GT2 15W	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 15 PL1*1.25	448 N/A N/A	28 N/A N/A	s W W	3,4,5,6 ,7,8,14 ,1,17

**Note:** No Specifications for Min/Max PL1/PL2 values, refer PDG (Platform Design Guide) for PL2 recommendation.

**Table 5-4. Junction Temperature Specifications(CFL S/H/U-Processor Line)**

Segment	Symbol	Package Turbo Parameter	Temperature Range		TDP Specification Temperature Range		Units	Notes
			Min	Max	Min	Max		
H-Processor Line BGA S-Processor Line LGA	T <sub>j</sub>	Junction temperature limit	0	100	0	100	°C	1, 2
U-Processor Line + OPC BGA	T <sub>j</sub>	Junction temperature limit	0	100	35	100	°C	1, 2
U-Processor Line	T <sub>j</sub>	Junction temperature limit	0	100	35	100	°C	1, 2

**Notes:**

1. The thermal solution needs to ensure that the processor temperature does not exceed the TDP Specification Temperature.
2. The processor junction temperature is monitored by Digital Temperature Sensors (DTS). For DTS accuracy, refer to Section 5.1.5.2.1.

## 5.3 S-Processor Line Thermal and Power Specifications

Table 5-5. TDP Specifications (S-Processor Line) (Sheet 1 of 2)

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Configuration	Processor IA Core Frequency	Graphics core Frequency	Thermal Design Power (TDP) [w]	Notes
S-Processor Line LGA	8-Core GT2 95W	Base	3.6 GHz	1.2 GHz	95	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	8-Core GTO 95W	Base	3.6 GHz	N/A	95	1,9,10,11 ,12, 15
		LFM	0.8 GHz		N/A	
	6-Core GT2 95W	Base	3.6 GHz to 3.7 GHz	1.15 GHz to 1.2 GHz	95	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	6-Core GTO 95W	Base	3.7 GHz	N/A	95	1,9,10,11 ,12, 15
		LFM	0.8 GHz		N/A	
	4-Core GT2 91W	Base	4 GHz	1.15 GHz	91	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	

**Table 5-5. TDP Specifications (S-Processor Line) (Sheet 2 of 2)**

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Configuration	Processor IA Core Frequency	Graphics core Frequency	Thermal Design Power (TDP) [w]	Notes
S-Processor Line LGA	4-Core GT0 91W	Base	4GHz	N/A	91	1,9,10,11 ,12, 15
		LFM	0.8 GHz		N/A	
	6-Core GT2 65W	Base	2.8 GHz to 3.2 GHz	1.05 GHz to 1.2 GHz	65	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	6-Core GT0 65W	Base	2.9 GHz to 3.0 GHz	N/A	65	1,9,10,11 ,12, 15
		LFM	0.8 GHz		N/A	
	4-Core GT2 62W	Base	3.7 GHz	1.15 GHz	62	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	4-Core GT2 65W	Base	3.6 GHz	1.1 GHz	65	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	4-Core GT0 65W	Base	3.6 GHz	N/A	65	1,9,10,11 ,12, 15
		LFM	0.8 GHz		N/A	
	2-Core GT2/GT1 58W	Base	3.7 GHz to 3.8GHz	1.05 GHz	58	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	2-Core GT2/GT1 54W	Base	3.1 GHz to 4.0 GHz	1.05 GHz to 1.1 GHz	54	1,9,10,11 ,12, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	6-Core GT2 35W	Base	1.7 GHz to 2.4 GHz	1.05 GHz to 1.2 GHz	35	1,9,10,11 ,12, 15
		Configurable TDP-Down	1.2 GHz to 1.9 GHz		25	
		LFM	0.8 GHz	0.35 GHz	N/A	
	4-Core GT2 35W	Base	3.1 GHz to 3.2 GHz	1.1 GHz	35	1,9,10,11 ,12, 15
		Configurable TDP-Down	2.4 GHz to 2.5 GHz		25	
		LFM	0.8 GHz	0.35 GHz	N/A	
	2-Core GT2/GT1 35W	Base	2.9 GHz to 3.3 GHz	1 GHz to 1.05 GHz	35	1,9,10,11 ,12, 15
		Configurable TDP-Down	1.8 GHz to 2.2 GHz		25	
		LFM	0.8 GHz	0.35 GHz	N/A	
S-Xeon E Processor Line LGA	8-Core GT2 80W	Base	3.4 GHz	1.2 GHz	80	1,9, 10,11, 15
		LFM	0.8 GHz	0.35 GHz	N/A	
	6-Core GT0 80W	Base	3.3 GHz to 3.4 GHz	N/A	80	1,9, 10,11, 15
		LFM	0.8 GHz	N/A	N/A	
	4-Core GT2 83W	Base	4.0 GHz	1.2 GHz	83	1,9, 10,11, 15
		LFM	0.8 GHz	0.35 GHz	N/A	

**Table 5-6. Low Power and TTV Specifications (S-Processor Line)**

Processor IA Cores, Graphics Configuration and TDP	TTV TDP (W) <sup>6,7</sup>	Min T <sub>CASE</sub> (°C)	Max TTV T <sub>CASE</sub> (°C)	PCG <sup>7</sup>	Max Power Package C7 (W) <sup>1,4,5</sup>	Max Power Package C8 (W) <sup>1,4,5</sup>
8-Core GT2/GTO 95W	95	0	65	2015D	N/A	N/A
6-Core GT2/GTO 95W	95	0	65	2015D	N/A	N/A
4-Core GT2/GTO 91W	91	0	65	2015D	N/A	N/A
8-Core GT2 65W	65	0	71	2015C	N/A	N/A
6-Core GT2/GTO 65W	65	0	71	2015C	N/A	N/A
4-Core GT2/GTO 65W	65	0	71	2015C	N/A	N/A
4-Core GT2 62W	62	0	70	2015C	N/A	N/A
8-Core GT2 35W	35	0	66	2015B	N/A	N/A
6-Core GT2 35W	35	0	66	2015B	N/A	N/A
4-Core GT2 35W	35	0	66	2015B	N/A	N/A
2-Core GT2/GT1 54W	54	0	66	2015C	N/A	N/A
2-Core GT2/GT1 58W	58	0	68	2015C	N/A	N/A
2-Core GT2/GT1 35W	35	0	66	2015B	N/A	N/A

**Notes:**

1. The package C-state power is the worst case power in the system configured as follows:
  - a. Memory configured for DDR4 2400 and populated with two DIMMs per channel.
  - b. DMI and PCIe links are at L1
2. Specification at DTS = 50 °C and minimum voltage loadline.
3. Specification at DTS = 35 °C and minimum voltage loadline.
4. These DTS values in Notes 2 - 3 are based on the TCC Activation having a value of 100. Refer [Chapter 5, "Thermal Management Features"](#).
5. These values are specified at Vcc<sub>MAX</sub> and V<sub>NOM</sub> for all other voltage rails for all processor frequencies. Systems should be designed to ensure the processor is not to be subjected to any static Vcc and Icc combination wherein V<sub>CCP</sub> exceeds Vcc<sub>MAX</sub> at specified Iccp. Refer the loadline specifications.
6. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor is measured at DTS = -1. TDP is achieved with the Memory configured for DDR4 2400/2666 2 DIMMs per channel.
7. Platform Compatibility Guide (PCG) (previously known as FMB) provides a design target for meeting all planned processor frequency requirements.
8. Not 100% tested. Specified by design characterization.

**Table 5-7. Package Turbo Specifications (S-Processor Lines) (Sheet 1 of 4)**

Segment and Package	Processor IA Cores, Graphics, Configuration and TDP	Parameter	Min.	Hardware Default	MSR Max Value	Recommended Value	Units	Notes
S-Processor Line	8-Core GT2/GTO 127W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	127	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	

**Table 5-7. Package Turbo Specifications (S-Processor Lines) (Sheet 2 of 4)**

Segment and Package	Processor IA Cores, Graphics, Configuration and TDP	Parameter	Min.	Hardware Default	MSR Max Value	recommended Value	Units	Notes
S-Processor Line	8-Core GT2/GTO 95W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	95	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	
S-Processor Line	6-Core GT2/GTO 95W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	95	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	
	4-Core GT2/GTO 91W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	91	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	
S-Processor Line	8-Core GT2/GTO 65W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	W	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	65	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	S	
	6-Core GT2/GTO 65W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	65	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	
S-Processor Line	4-Core GT2/GTO 65W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	65	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	

**Table 5-7. Package Turbo Specifications (S-Processor Lines) (Sheet 3 of 4)**

Segment and Package	Processor IA Cores, Graphics, Configuration and TDP	Parameter	Min.	Hardware Default	MSR Max Value	recommended Value	Units	Notes
S-Processor Line	4-Core GT2 62W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	62	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PPL1* 1.25	N/A	N/A	W	
	2-Core GT2/GT1 58W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	58	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	
	2-Core GT2/GT1 54W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	54	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1*1.25	N/A	N/A	W	
	8-Core GT2 35W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	35	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1*1.25	N/A	N/A	W	
	6-Core GT2 35W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	35	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1*1.25	N/A	N/A	W	
	2-Core GT2/GT1 35W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	35	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1*1.25	N/A	N/A	W	
	4-Core GT2 80W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	80	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1*1.25	N/A	N/A	W	
	8-Core GT2 95W	Power Limit 1 Time (PL1 Tau)	0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)	N/A	95	N/A	N/A	W	
		Power Limit 2 (PL2)	N/A	PL1* 1.25	N/A	N/A	W	

**Table 5-7. Package Turbo Specifications (S-Processor Lines) (Sheet 4 of 4)**

Segment and Package	Processor IA Cores, Graphics, Configuration and TDP	Parameter		Min.	Hardware Default	MSR Max Value	recommended Value	Units	Notes
S-Xeon E Processor Line LGA	8-Core GT2 80W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	80	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	
	6-Core GT2 95W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	95	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	
	6-Core GT2/GTO 80W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	80	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	
	6-Core GT2 65W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	65	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	
	4-Core GT2/GTO 71W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	71	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	
	4-Core GT2 83W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	83	N/A	N/A	W	
	4-Core GT2 80W	Power Limit 1 Time (PL1 Tau)		0.1	1	448	28	S	3,4,5, 6,7,8, 16,17
		Power Limit 1 (PL1)		N/A	80	N/A	N/A	W	
		Power Limit 2 (PL2)		N/A	PL1*1.25	N/A	N/A	W	

**Table 5-8. T<sub>CONTROL</sub> Offset Configuration (S-Processor Line - Client)**

Segment	8-Core GT2	8-Core GT2/GTO	6-Core GT2/GTO	4-Core GT2/GTO	2-Core GT2
TDP [W]	127	95	65	95	65/62
TEMP_TARGET (T <sub>CONTROL</sub> ) [°C]	18	14	14	18	20

**Notes:**

1. Digital Thermal Sensor (DTS) based fan speed control is recommended to achieve optimal thermal performance.
2. Intel recommends full cooling capability at approximately the DTS value of -1, to minimize TCC activation risk.
3. For example, if T<sub>CONTROL</sub> = 20 °C, Fan acceleration operation will start at 80 °C (100 °C - 20 °C).

**Table 5-9. T<sub>CONTROL</sub> Offset Configuration (S-Processor Line - Server/WS) (Sheet 1 of 2)**

Segment	8-Core GT2	8-Core GT2	6-Core GT2	6-Core GT2/GTO	4-Core GT2	4-Core GT2/GTO	4-Core GT2
TDP [W]	95	80	95	80	83/80	71	65
TEMP_TARGET (T <sub>CONTROL</sub> ) [°C]	20	20	20	20	20	20	20

**Table 5-9.  $T_{CONTROL}$  Offset Configuration (S-Processor Line - Server/WS) (Sheet 2 of 2)**

Segment	8-Core GT2	8-Core GT2	6-Core GT2	6-Core GT2/GTO	4-Core GT2	4-Core GT2/GTO	4-Core GT2
<b>Notes:</b>							
1.	Digital Thermal Sensor (DTS) based fan speed control is recommended to achieve optimal thermal performance.						
2.	Intel recommends full cooling capability at approximately the DTS value of -1, to minimize TCC activation risk.						
3.	For example, if $T_{CONTROL} = 20^{\circ}\text{C}$ , Fan acceleration operation will start at $80^{\circ}\text{C}$ ( $100^{\circ}\text{C} - 20^{\circ}\text{C}$ ).						

### 5.3.1 Fan Speed Control Scheme with Digital Thermal Sensor (DTS) 2.0

To simplify processor thermal specification compliance, the processor calculates the DTS Thermal Profile from  $T_{CONTROL}$  Offset, TCC Activation Temperature, TDP, and the Thermal Margin Slope provided in the following table.

**Note:** TCC Activation Offset is 0 for the processors.

Using the DTS Thermal Profile, the processor can calculate and report the Thermal Margin, where a value less than 0 indicates that the processor needs additional cooling, and a value greater than 0 indicates that the processor is sufficiently cooled.

**Table 5-10. Thermal Margin Slope**

Die Configuration (Cores/GT)	TDP [W]	TCC Activation [ $^{\circ}\text{C}$ ]
8-Core GT2	95	100
6-Core GT2	95	100
4-Core GT2	91	100
8-Core GT2	65	100
6-Core GT2	65	100
4-Core GT2	65	100
4-Core GT2	62	100
2-Core GT2/GT1	58	100
2-Core GT2/GT1	54	100
8-Core GT2	35	100
6-Core GT2	35	100
4-Core GT2	35	82
2-Core GT2/GT1	35	88

§ §

# 6 Signal Description

---

This chapter describes the processor signals. They are arranged in functional groups according to their associated interface or category. The notations in the following table are used to describe the signal type.

The signal description also includes the type of buffer used for the particular signal (Refer the following table).

**Table 6-1. Signal Tables Terminology**

Notation	Signal Type
I	Input pin
O	Output pin
I/O	Bi-directional Input/Output pin
SE	Single Ended Link
Diff	Differential Link
CMOS	CMOS buffers. 1.05V- tolerant
OD	Open Drain buffer
LPDDR3	LPDDR3 buffers: 1.2V- tolerant
DDR4	DDR4 buffers: 1.2V-tolerant
A	Analog reference or output. May be used as a threshold voltage or for buffer compensation
GTL	Gunning Transceiver Logic signaling technology
Ref	Voltage reference signal
Availability	Signal Availability condition - based on segment, SKU, platform type or any other factor
Asynchronous <sup>1</sup>	Signal has no timing relationship with any reference clock.
<b>Note:</b>	
1. Qualifier for a buffer type.	

## 6.1 System Memory Interface

**Table 6-2. LPDDR3 Memory Interface (Sheet 1 of 2)**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQ[63:0] DDR1_DQ[63:0]	<b>Data Buses:</b> Data signals interface to the SDRAM data buses.	I/O	LPDDR3	SE	U and H -Processor Line
DDR0_DQSP[7:0] DDR0_DQSN[7:0] DDR1_DQSP[7:0] DDR1_DQSN[7:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	LPDDR3	Diff	U and H -Processor Line
DDR0_CKN[1:0] DDR0_CKP[1:0] DDR1_CKN[1:0] DDR1_CKP[1:0]	<b>SDRAM Differential Clock:</b> Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN / DDR1_CKN are used to sample the command and control signals on the SDRAM.	O	LPDDR3	Diff	U and H -Processor Line

**Table 6-2. LPDDR3 Memory Interface (Sheet 2 of 2)**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_CKE[3:0] DDR1_CKE[3:0]	<b>Clock Enable:</b> (1 per rank) These signals are used to: <ul style="list-style-type: none"> <li>Initialize the SDRAMs during power-up.</li> <li>Power-down SDRAM ranks.</li> <li>Place all SDRAM ranks into and out of self-refresh during STR.</li> </ul>	O	LPDDR3	SE	U and H -Processor Line
DDR0_CS#[1:0] DDR1_CS#[1:0]	<b>Chip Select:</b> (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O	LPDDR3	SE	U and H -Processor Line
DDR0_ODT[3:0] DDR1_ODT[3:0]	<b>On Die Termination:</b> Active Termination Control.	O	LPDDR3	SE	U and H -Processor Line
DDR0_CAA[9:0] DDR1_CAA[9:0]	<b>Command Address:</b> These signals are used to provide the multiplexed command and address to the SDRAM.	O	LPDDR3	SE	U and H -Processor Line
DDR0_CAB[9:0] DDR1_CAB[9:0]	<b>Command Address:</b> These signals are used to provide the multiplexed command and address to the SDRAM.	O	LPDDR3	SE	U and H -Processor Line
DDR0_VREF_DQ[1:0] DDR1_VREF_DQ	<b>Memory Reference Voltage for DQ</b>	O	A	SE	U -Processor Line
DDR0_VREF_DQ DDR1_VREF_DQ	<b>Memory Reference Voltage for DQ</b>	O	A	SE	H -Processor Line
DDR_VREF_CA	<b>Memory Reference Voltage for Command and Address</b>	O	A	SE	U and H -Processor Line

**Table 6-3. DDR4 Memory Interface (Sheet 1 of 2)**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_ECC[7:0] DDR1_ECC[7:0]	<b>ECC Data Buses:</b> Data buses for ECC Check Byte.	I/O	DDR4	SE	ECC UDIMM/SODIM Modules with S and H-Processor Line processors
DDR0_DQ[63:0] DDR1_DQ[63:0]	<b>Data Buses:</b> Data signals interface to the SDRAM data buses.	I/O	DDR4	SE	All Processor Lines
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4	Diff	The 9'th signals[8] are applicable for UDIMM/ SODIM module with ECC. in S and H-Processor Line processors.
DDR0_CKN[3:0][1:0] DDR0_CKP[3:0][1:0] DDR1_CKN[3:0][1:0] DDR1_CKP[3:0][1:0]	<b>SDRAM Differential Clock:</b> Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN / DDR1_CKN are used to sample the command and control signals on the SDRAM.	O	DDR4	Diff	[1:0] applicable for All Processor Lines. [3:2] applicable only in S and H-Processor Line processors
DDR0_CKE[3:0] DDR1_CKE[3:0]	<b>Clock Enable:</b> (1 per rank). These signals are used to: <ul style="list-style-type: none"> <li>Initialize the SDRAMs during power-up.</li> <li>Power-down SDRAM ranks.</li> <li>Place all SDRAM ranks into and out of self-refresh during STR (Suspend to RAM).</li> </ul>	O	DDR4	SE	[1:0] applicable for All Processor Lines. [3:2] applicable only in S and H-Processor Line processors. Refer to the Platform Design Guide for U Processor Lines implementation recommendations.

**Table 6-3. DDR4 Memory Interface (Sheet 2 of 2)**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_CS#[3:0] DDR1_CS#[3:0]	<b>Chip Select:</b> (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O	DDR4	SE	[1:0] applicable for All Processor Lines. [3:2] applicable only in S and H-Processor Line processors
DDR0_ODT[3:0] DDR1_ODT[3:0]	<b>On Die Termination:</b> (1 per rank). Active SDRAM Termination Control.	O	DDR4	SE	[0,1] applicable for All Processor Lines. [3:2] applicable only in S and H-Processor Line processors
DDR0_MA[16:0] DDR1_MA[16:0]	<b>Address:</b> These signals are used to provide the multiplexed row and column address to the SDRAM. <ul style="list-style-type: none"> <li>A[16:14] use also as command signals, Refer ACT# signal description.</li> <li>A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. HIGH: Autoprecharge; LOW: no Autoprecharge).</li> <li>A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.</li> <li>A12 is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. HIGH, no burst chop; LOW: burst chopped).</li> </ul>	O	DDR4	SE	All Processor Lines
DDR0_ACT# DDR1_ACT#	<b>Activation Command:</b> ACT# HIGH along with CS# determines that the signals addresses below have command functionality. A16 use as RAS# signal A15 use as CAS# signal A14 use as WE# signal	O	DDR4	SE	All Processor Lines
DDR0_BG[1:0] DDR1_BG[1:0]	<b>Bank Group:</b> BG[0:1] define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle.	O	DDR4	SE	All processor lines SO-DIMM, x8 DRAMs, x16 DDP DRAMs devices use BG[1:0]. x16 SDP DRAMs devices use BG[0]
DDR0_BA[1:0] DDR1_BA[1:0]	<b>Bank Address:</b> BA[1:0] define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.	O	DDR4	SE	All Processor Lines
DDR0_ALERT# DDR1_ALERT#	<b>Alert:</b> This signal is used at command training only. It is getting the Command and Address Parity error flag during training. CRC feature is not supported.	I	DDR4	SE	All Processor Lines
DDR0_PAR DDR1_PAR	<b>Command and Address Parity:</b> These signals are used for parity check.	O	DDR4	SE	All Processor Lines
DDR1_VREF_DQ	<b>Memory Reference Voltage for DQ</b>	O	A	SE	All -Processor Line
DDR_VREF_CA	<b>Memory Reference Voltage for Command and Address</b>	O	A	SE	All Processor Lines

**Table 6-4. System Memory Reference and Compensation Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR_RCOMP[2:0]	<b>System Memory Resistance Compensation</b>	N/A	A	SE	All Processor Lines, except S-Processor Line
OPC_RCOMP	<b>On-Package Cache resistance Compensation from processor</b> Note: Unconnected for Processors without OPC.	N/A	A	SE	Processors w/ On-Package Cache
OPCE_RCOMP	<b>On-Package Cache resistance Compensation from processor</b> Note: Unconnected for Processors without OPC.	N/A	A	SE	Processors w/ On-Package Cache
DDR_VTT_CNTL	<b>System Memory Power Gate Control:</b> When signal is high – platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	O	DDR4	SE	All Processor Lines

## 6.2 PCI Express\* Graphics (PEG) Signals

**Table 6-5. PCI Express\* Interface**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
PEG_RCOMP	Resistance Compensation for PCI Express channels PEG and DMI.	N/A	A	SE	H and S-Processor Line
PEG_RXP[15:0]	PCI Express Receive Differential Pairs.	I	PCI Express*	Diff	
PEG_RXN[15:0]		O	PCI Express*	Diff	
PEG_TXP[15:0]	PCI Express Transmit Differential Pairs.				
PEG_TXN[15:0]					

## 6.3 Direct Media Interface (DMI) Signals

**Table 6-6. DMI Interface Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DMI_RXP[3:0]	<b>DMI Input from PCH:</b> Direct Media Interface receive differential pairs.	I	DMI	Diff	H and S-Processor Line
DMI_RXN[3:0]		O	DMI	Diff	
DMI_TXP[3:0]	<b>DMI Output to PCH:</b> Direct Media Interface transmit differential pairs.				
DMI_TXN[3:0]					

## 6.4 Reset and Miscellaneous Signals

Table 6-7. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> <li>• <b>CFG[0]:</b> Stall reset sequence after PCU PLL lock until de-asserted:           <ul style="list-style-type: none"> <li>— 1 = (Default) Normal Operation; No stall.</li> <li>— 0 = Stall.</li> </ul> </li> <li>• <b>CFG[1]:</b> Reserved configuration lane.</li> <li>• <b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal.           <ul style="list-style-type: none"> <li>— 1 = Normal operation</li> <li>— 0 = Lane numbers reversed.</li> </ul> </li> <li>• <b>CFG[3]:</b> Reserved configuration lane.</li> <li>• <b>CFG[4]:</b> eDP enable:           <ul style="list-style-type: none"> <li>— 1 = Disabled.</li> <li>— 0 = Enabled.</li> </ul> </li> <li>• <b>CFG[6:5]:</b> PCI Express* Bifurcation           <ul style="list-style-type: none"> <li>— 00 = 1 x8, 2 x4 PCI Express*</li> <li>— 01 = reserved</li> <li>— 10 = 2 x8 PCI Express*</li> <li>— 11 = 1 x16 PCI Express*</li> </ul> </li> <li>• <b>CFG[7]:</b> PEG Training:           <ul style="list-style-type: none"> <li>— 1 = (default) PEG Train immediately following RESET# de assertion.</li> <li>— 0 = PEG Wait for BIOS for training.</li> </ul> </li> <li>• <b>CFG[19:8]:</b> Reserved configuration lanes.</li> </ul>	I	GTL	SE	All Processor Lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-Processor Line only and test point may be placed on the board for them.
CFG_RCOMP	<b>Configuration Resistance Compensation</b>	N/A	N/A	SE	All Processor Lines
PROC_POPIRCOMP	<b>POPIO Resistance Compensation</b>	N/A	N/A	SE	U-Processor Line
RESET#	Platform Reset pin driven by the PCH.	I	CMOS	SE	H and S-Processor Line
PROC_SELECT#	<b>Processor Select:</b> This pin is for compatibility with future platforms. It should be unconnected for this processor.			N/A	H and S-Processor Line
PROC_TRIGIN	Debug pin.	I	CMOS	SE	H and S-Processor Line
PROC_TRIGOUT	Debug pin.	O	CMOS	SE	H and S-Processor Line
PROC_AUDIO_SDI	<b>Processor Audio Serial Data Input:</b> This signal is an input to the processor from the PCH.	I	AUD	SE	H and S-Processor Line
PROC_AUDIO_SDO	<b>Processor Audio Serial Data Output:</b> This signal is an output from the processor to the PCH.	O	AUD	SE	
PROC_AUDIO_CLK	<b>Processor Audio Clock</b>	I	AUD	SE	
IST_TRIG	<b>Impedance Spectrum Tool Trigger:</b> trigger point to support debug of possible power issues.	O	GTL	SE	U and H-Processor Line

## 6.5 embedded DisplayPort\* (eDP\*) Signals

Table 6-8. embedded DisplayPort\* Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
eDP_TXP[3:0] eDP_TXN[3:0]	embedded DisplayPort* Transmit: differential pair.	O	eDP	Diff	All Processor Lines
eDP_AUXP eDP_AUXN	embedded DisplayPort* Auxiliary: Half-duplex, bidirectional channel consist of one differential pair.	O	eDP	Diff	All Processor Lines
DISP_UTILS	embedded DisplayPort* Utility: Output control signal used for brightness correction of embedded LCD displays with backlight modulation. This pin will co-exist with functionality similar to existing BKLTCTL pin on PCH	O	Async CMOS	SE	All Processor Lines
DISP_RCOMP	DDI IO Compensation resistor, supporting DP*, eDP* and HDMI* channels.	N/A	A	SE	All Processor Lines
<p><b>Note:</b></p> <ol style="list-style-type: none"> <li>When using eDP bifurcation:             <ul style="list-style-type: none"> <li>x2 eDP lanes for eDP panel (eDP_TXP[0:1], eDP_TXN[0:1])</li> <li>x2 lanes for DP (eDP_TXP[2:3], eDP_TXN[2:3])</li> </ul> </li> </ol>					

## 6.6 Display Interface Signals

Table 6-9. Display Interface Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability <sup>(2)</sup>
DDI1_TXP[3:0] DDI1_TXN[3:0] DDI2_TXP[3:0] DDI2_TXN[3:0] DDI3_TXP[3:0] DDI3_TXN[3:0]	Digital Display Interface Transmit: Differential Pairs	O	DP/ HDMI*	Diff	All Processor Lines.
DDI1_AUXP DDI1_AUXN DDI2_AUXP DDI2_AUXN DDI3_AUXP DDI3_AUXN	Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	O	DP/ HDMI*	Diff	DDI3_TXP[3:0] DDI3_TXN[3:0] DDI3_AUXP DDI3_AUXN are present in H and S-Processor Line.
<p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>DDI3_AUXN and DDI3_AUXP are valid in U-Processor Line but should be considered as reserved pins.</li> </ol>					

## 6.7 Processor Clocking Signals

Table 6-10. Processor Clocking Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BCLKP BCLKN	100 MHz Differential bus clock input to the processor	I		Diff	H and S-Processor Line
CLK24P CLK24N	24 MHz Differential bus clock input to the processor	I		Diff	
PCI_BCLKP PCI_BCLKN	100 MHz Clock for PCI Express* logic	I		Diff	

## 6.8 Testability Signals

Table 6-11. Testability Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BPM#[3:0]	<b>Breakpoint and Performance Monitor Signals:</b> Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	All Processor Lines
PROC_PRDY#	<b>Probe Mode Ready:</b> PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	O	OD	SE	All Processor Lines
PROC_PREQ#	<b>Probe Mode Request:</b> PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	All Processor Lines
PROC_TCK	<b>Test Clock:</b> This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal should be driven low or allowed to float during power on Reset.	I	GTL	SE	All Processor Lines
PROC_TDI	<b>Test Data In:</b> This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	All Processor Lines
PROC_TDO	<b>Test Data Out:</b> This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O	OD	SE	All Processor Lines
PROC_TMS	<b>Test Mode Select:</b> A JTAG specification support signal used by debug tools.	I	GTL	SE	All Processor Lines
PROC_TRST#	<b>Test Reset:</b> Resets the Test Access Port (TAP) logic. This signal should be driven low during power on Reset.	I	GTL	SE	All Processor Lines

## 6.9 Error and Thermal Protection Signals

Table 6-12. Error and Thermal Protection Signals (Sheet 1 of 2)

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CATERR#	<b>Catastrophic Error:</b> This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm or cold reset.	O	OD	SE	All Processor Lines
PECI	<b>Platform Environment Control Interface:</b> A serial sideband interface to the processor. It is used primarily for thermal, power, and error management.	I/O	PECI, Async	SE	All Processor Lines
PROCHOT#	<b>Processor Hot:</b> PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GTL I OD O	SE	All Processor Lines

**Table 6-12. Error and Thermal Protection Signals (Sheet 2 of 2)**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
THERMTRIP#	<b>Thermal Trip:</b> The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin.	O	OD	SE	All Processor Lines

## 6.10 Power Sequencing Signals

**Table 6-13. Power Sequencing Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
PROCPWRGD	<b>Processor Power Good:</b> PROCPWRGD signal is output to the processor that indicates that the primary power is ramped up and stable. PROCPWRGD will be Undriven by the PCH (high Z) when RSMRST# is asserted and driven high after RSMRST# is de-asserted.	I	CMOS	SE	All Processor Lines
VCCST_PWRGD	<b>VCCST Power Good:</b> The processor requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal should have a valid level during both S0 and S3 power states. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal should then transition monotonically to a high state.	I	CMOS	SE	All Processor Lines
PROC_DETECT#/SKTOCC#	<b>Processor Detect / Socket Occupied:</b> Pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present.	N/A	N/A	SE	All Processor Lines
VIDSOUT VIDSCK VIDALERT#	<b>VIDSOUT, VIDSCK, VIDALERT#:</b> These signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers.	I/O O I	I: GTL/O: OD OD CMOS	SE	All Processor Lines
PM_SYNC	<b>Power Management Sync:</b> A sideband signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the processor.	I	CMOS	SE	H and S-Processor Line
PM_DOWN	<b>Power Management Down:</b> Sideband to PCH. Indicates processor wake up event EXTTS# on PCH. The processor combines the pin status into the OLTM/CLTM.	O	CMOS	SE	H and S-Processor Line

## 6.11 Processor Power Rails

**Table 6-14. Processor Power Rails Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
Vcc	Processor IA cores power rail	I	Power	—	All Processor Lines
Vcc <sub>GT</sub>	Processor Graphics power rail	I	Power	—	All Processor Lines
V <sub>DDQ</sub>	System Memory power rail	I	Power	—	All Processor Lines
Vcc <sub>SA</sub>	Processor System Agent power rail	I	Power	—	All Processor Lines
Vcc <sub>IO</sub>	Processor I/O power rail. Consists of V <sub>CCIO</sub> and V <sub>CCIO_DDR</sub> . V <sub>CCIO</sub> and V <sub>CCIO_DDR</sub> should be isolated from each other. Refer to Coffee Lake U Platform Design Guide for more information about VccIO isolation.	I	Power	—	All Processor Lines
Vcc <sub>ST</sub>	Sustain voltage for processor standby modes	I	Power	—	All Processor Lines
Vcc <sub>STG</sub>	Gated sustain voltage for processor standby modes	I	Power	—	U/H-Processor Lines
Vcc <sub>PLL</sub>	Processor PLLs power rails	I	Power	—	All Processor Lines
Vcc <sub>PLL_OC</sub>		I	Power	—	All Processor Lines
Vcc_SENSE	Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon.	N/A	Power	—	All Processor Lines
Vcc <sub>GT</sub> _SENSE		N/A	Power	—	All Processor Lines
Vcc <sub>IO</sub> _SENSE		N/A	Power	—	All Processor Lines
Vcc <sub>SA</sub> _SENSE		N/A	Power	—	All Processor Lines

**Table 6-15. Processor Ground Rails Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
Vss_SENSE	Isolated, low impedance Ground sense pins. They can be used for the reference ground near the silicon.	N/A	Ground	—	All Processor Lines
Vss <sub>GT</sub> _SENSE		N/A	Ground	—	All Processor Lines
Vss <sub>IO</sub> _SENSE		N/A	Ground	—	U/H Processor Lines
Vss <sub>SA</sub> _SENSE		N/A	Ground	—	U/H Processor Lines
Vss <sub>SA</sub> _Vss <sub>IO</sub> _SENSE		N/A	Ground	—	S Processor Lines

**Note:** Vss<sub>SA</sub>\_Vss<sub>IO</sub>\_SENSE is available only on S-Processor line and designated to have the GND reference for sense both VCCSA and VCCIO power rails.

## 6.12 Ground, Reserved and Non-Critical to Function (NCTF) Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD\_TP – these signals should be routed to a test point
- RSVD\_NCTF – these signals are non-critical to function and may be left unconnected

Arbitrary connection of these signals to VCC, VDDQ, VSS, or to any other signal (including each other) may result in component malfunction or incompatibility with future processors. Refer [Table 6-16](#). For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused active high inputs should be connected through a resistor to ground (V<sub>SS</sub>). Unused outputs may be left

unconnected however, this may interfere with some Test Access Port (TAP) functions, complicate debug probing and prevent boundary scan testing. A resistor should be used when tying bi-directional signals to power or ground. When tying any signal to power or ground, the resistor can also be used for system testability.

**Table 6-16. GND, RSVD, and NCTF Signals**

Signal Name	Description
Vss	Processor ground node
Vss_NCTF	<b>Non-Critical To Function:</b> These signals are for package mechanical reliability.
RSVD	<b>Reserved:</b> All signals that are RSVD should not be connected on the board.
RSVD_NCTF	<b>Reserved Non-critical To Function:</b> RSVD_NCTF should not be connected on the board.
RSVD_TP	<b>Test Point:</b> Intel recommends to route each RSVD_TP to an accessible test point. Intel may require these test point for platform specific debug. Leaving these test point inaccessible could delay debug by Intel.

## 6.13 Processor Internal Pull-Up/Pull-Down Terminations

**Table 6-17. Processor Internal Pull-Up / Pull-Down Terminations**

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up / Pull Down	V <sub>CC<sub>IO</sub></sub>	16-60 ohms
PREQ#	Pull Up	V <sub>CC<sub>ST</sub></sub>	3 kohms
PROC_TDI	Pull Up	V <sub>CC<sub>STG</sub></sub> <sup>1</sup>	3 kohms
PROC_TMS	Pull Up	V <sub>CC<sub>STG</sub></sub> <sup>1</sup>	3 kohms
PROC_TRSN#	Pull Down	-	3 kohms
CFG[19:0]	Pull Up	V <sub>CC<sub>IO</sub></sub>	3 kohms

**Note:** For S-Processor Line, it should be V<sub>CC<sub>ST</sub></sub>

§ §

# 7 Electrical Specifications

## 7.1 Processor Power Rails

Table 7-1. Processor Power Rails

Power Rail	Description	Control	Availability
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID	All Processor Lines
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID	All Processor Lines
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)	All Processor Lines
V <sub>CCIO</sub>	IO Power Rail	Fixed	All Processor Lines
V <sub>CCST</sub>	Sustain Power Rail	Fixed	All Processor Lines
V <sub>CCSTG</sub> <sup>4</sup>	Sustain Gated Power Rail	Fixed	U/H-Processor Lines
V <sub>CCPLL</sub> <sup>5</sup>	Processor PLLs power Rail	Fixed	All Processor Lines
V <sub>CCPLL_OC</sub> <sup>3</sup>	Processor PLLs OC power Rail	Fixed	All Processor Lines
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)	All Processor Lines
V <sub>CCOPC</sub> <sup>2</sup>	Processor OPC power Rail	Fixed	Processors w/OPC
V <sub>CCOPC_1P8</sub> <sup>2</sup>	Processor OPC power Rail	Fixed	Processors w/OPC
V <sub>CCEOPIO</sub> <sup>2</sup>	Processor EOPIO power Rail	Fixed	Processors w/OPC

**Notes:**

- For details regarding each rail's VR, refer to the appropriate Power Architecture Guide (PAG) (Refer related documents section).
- Rail is unconnected for Processors without OPC.
- V<sub>CCPLL\_OC</sub> power rail should be sourced from the V<sub>DDQ</sub> VR. The connection can be direct or through a load switch, depending desired power optimization. In case of direct connection (V<sub>CCPLL\_OC</sub> is shorted to V<sub>DDQ</sub>, no load switch), platform should ensure that V<sub>CCST</sub> is ON (high) while V<sub>CCPLL\_OC</sub> is ON (high).
- V<sub>CCSTG</sub> power rail should be sourced from the VR as V<sub>CCST</sub>. The connection can be direct or through a load switch, depending desired power optimization.

### 7.1.1 Power and Ground Pins

All power pins should be connected to their respective processor power planes, while all VSS pins should be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I<sup>2</sup>R drop.

### 7.1.2 V<sub>CC</sub> Voltage Identification (VID)

The processor uses three signals for the **S**erial **V**oltage **I**dentification (SVID) interface to support automatic selection of voltages. The following table specifies the voltage level corresponding to the 8-bit VID value transmitted over serial VID. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator should disable itself. VID signals are CMOS push/pull drivers. Refer [Table 7-19](#) for the DC specifications for these signals. The VID codes will change due to temperature and/or current load changes in order to minimize the power of the part. A voltage range is provided in [Section 7.2](#). The specifications are set so that one voltage regulator can operate with all supported frequencies.

Individual processor VID values may be set during manufacturing so that two devices at the same processor IA core frequency may have different default VID settings. This is shown in the VID range values in [Section 7.2](#). The processor provides the ability to operate while transitioningally to an adjacent VID and its associated voltage. This will represent a DC shift in the loadline.

For VID coding and further details, refer to the [IMVP8 PWM Specification](#).

## 7.2 DC Specifications

The processor DC specifications in this section are defined at the processor signal pins, unless noted otherwise. For pin listing refer to [Coffee Lake Processor Line Package Ballout Mechanical Specification](#) (Refer related documents).

- The DC specifications for the [LPDDR3/DDR4](#) signals are listed in the *Voltage and Current Specifications* section.
- The *Voltage and Current Specifications* section lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Read all notes associated with each parameter.
- AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.

### 7.2.1 Processor Power Rails DC Specifications

#### 7.2.1.1 Vcc DC Specifications

**Table 7-2. Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 1 of 4)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>
Operating Voltage	Voltage Range for Processor Operating Modes	U/H Processor Line	0	—	1.52	V	2, 3, 7,16
		S-Processor Line -2-Core	0	—			
		S-Processor Line -4-Core	0	—			
		S-Processor Line - 6-Core	0	—			
		S-Processor Line - (35W)	0	—			
		S-Processor Line - (65W,80W,95W/ 80W,65W,127W) 8-Core	0	—	1.52 + Offset voltage= 1.72V		1, 2, 3, 7,15,16
I <sub>CC</sub> MAX (U-Processors )	Maximum Processor IA Core I <sub>CC</sub>	U-Processor Line (28W) - 4-Core GT3+OPC	—	—	64	A	4, 6, 7
I <sub>CC</sub> MAX (U-Processors )	Maximum Processor IA Core I <sub>CC</sub>	U-Processor Line (28W) - 2-Core GT3+OPC	—	—	64	A	4, 6, 7
I <sub>CC</sub> MAX (U-Processors )	Maximum Processor IA Core I <sub>CC</sub>	U-Processor Line (15W) - 2-Core GT2	—	—	35	A	4, 6, 7

**Table 7-2. Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 2 of 4)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>
I <sub>CC</sub> <sub>MAX</sub> (H-Processor)	Maximum Processor IA Core I <sub>CC</sub>	H-Processor Line (45W) - 8-Core GT2	—	—	140	A	4, 6, 7
		H-Processor Line (45W) - 6-Core GT2	—	—	128		
		H-Processor Line (45W) - 4-Core GT2	—	—	86		
I <sub>CC</sub> <sub>MAX</sub> (S-Processors)	Maximum Processor IA Core I <sub>CC</sub>	S-Processor Line (95W) - 8-Core GT2/GT0	—	—	193	A	4, 6, 7, 16
		S-Processor Line (127W) - 8-Core GT2	—	—	193		
		S-Processor Line (80W) - 8-Core GT2	—	—	193		
		S-Processor Line (65W) - 8-Core GT2	—	—	186		
		S-Processor Line (35W) - 8-Core GT2	—	—	104		
		S-Processor Line (95W) - 6-Core GT2/GT0	—	—	138		
		S-Processor Line (65W) - 6-Core GT2/GT0	—	—	133		
		S-Processor Line (80W) - 6-Core GT2/GT0	—	—	133		
		S-Processor Line (35W) - 6-Core GT2	—	—	104		
		S-Processor Line (91W) - 4-Core GT2/GT0	—	—	100		
		S-Processor Line (83W/80W) - 4-Core GT2	—	—	100		
		S-Processor Line (71W) - 4-Core GT2/GT0	—	—	100		
		S-Processor Line (65W) - 4-Core GT2/GT0	—	—	79		
		S-Processor Line (62W) - 4-Core GT2	—	—	79		
		S-Processor Line (35W) - 4-Core GT2	—	—	66		
		S-Processor Line (58W) - 2-Core GT2/GT1	—	—	79		
		S-Processor Line (54W) - 2-Core GT2/GT1	—	—	58		
		S-Processor Line (35W) - 2-Core GT2/GT1	—	—	40		
I <sub>CC</sub> <sub>TDC</sub>	Thermal Design Current (TDC) for processor IA Cores Rail	—	—	—	Refer to the appropriate Processor Platform Power Design Guide ( <a href="#">Refer related documents</a> ) TDC named as iPL2 in PDG	A	9
TOB <sub>VCC</sub>	Voltage Tolerance	PS0, PS1	—	—	±20	mV	3, 6, 8
		PS2, PS3	—	—	±20		

**Table 7-2. Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 3 of 4)**

Symbol	Parameter	Segment	Min	Typ	Max			Unit	Note <sup>1</sup>
Ripple	Ripple Tolerance	—			$I_L \leq 0.5$	$0.5 < I_L < I_{CC_{TDC}}$	$I_{CC_{TDC}} < I_L < I_{CC_{MAX}}$	mV	3, 6, 8
		PS0	—	—	+30/-10	$\pm 10$	$\pm 15$		
		PS1	—	—	+30/-10	$\pm 15$	$\pm 15$		
		PS2	—	—	+30/-10	+30/-10	+30/-10		
		PS3	—	—	+30/-10	+30/-10	+30/-10		
DC_LL (U- Processors )	Loadline slope within the VR regulation loop capability	U-Processor Line - 4-Core GT3 with OPC, 2-Core GT3 with OPC 2-Core GT2	—	—	2.4			mΩ	10, 13, 14
DC_LL (H- Processors )	Loadline slope within the VR regulation loop capability	H-Processor Line - 8-Core GT2	—	—	1.8			mΩ	10, 13, 14
		H-Processor Line - 6-Core GT2	—	—	1.8			mΩ	10, 13, 14
DC_LL (S/ <del>X</del> - Processors )	Loadline slope within the VR regulation loop capability	S-Processor Line - 8-Core GT2/GT0, <b>(65W, 80W, 95W/127W)</b>	—	—	1.6			mΩ	10, 13, 14
		S-Processor Line - 8-Core GT2 (35W)	—	—	2.1			mΩ	10, 13, 14
		S-Processor Line - 6-Core GT2/GT0	—	—	2.1			mΩ	10, 13, 14
		S-Processor Line - 4-Core GT2/GT0	—	—	2.1			mΩ	10, 13, 14
		S-Processor Line - 2-Core GT2/GT1	—	—	2.1			mΩ	10, 13, 14
AC_LL (U/H/S- Processors )	AC Loadline	U/H/S-Processor Lines	—	—	Same as Max DC_LL (up to 400 kHz)			mΩ	10, 13, 14
T_OVS_TD P_MAX	Max Overshoot time <b>TDP/virus mode</b>	—	—	—	10/30			μs	—
V_OVS TDP_MAX/ virus_MAX	Max Overshoot at <b>TDP/virus mode</b>	—	—	—	70/200			mV	

**Table 7-2. Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 4 of 4)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>
<b>Notes:</b>							
<ol style="list-style-type: none"> <li>Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.</li> <li>Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor, Enhanced Intel® SpeedStep Technology, or low-power states).</li> <li>The voltage specification requirements are measured across Vcc_SENSE and Vss_SENSE as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.</li> <li>Processor IA core VR to be designed to electrically support this current.</li> <li>Processor IA core VR to be designed to thermally support this current indefinitely.</li> <li>Long term reliability cannot be assured if tolerance, ripple, and core noise parameters are violated.</li> <li>Long term reliability cannot be assured in conditions above or below Max/Min functional limits.</li> <li>PSx refers to the voltage regulator power state as set by the SVID protocol. Refer to the Coffee Lake Platform Power Delivery Design Guide for more information.</li> <li>Refer to the appropriate Platform Power Delivery Design Guide (Refer Related Documents section) for the minimum, typical, and maximum VCC allowed for a given current and Thermal Design Current (TDC) Refer Table 1-3, "Related Documents".</li> <li>LL measured at sense points.</li> <li>Typ column represents Icc<sub>MAX</sub> for commercial application it is NOT a specification - it is a characterization of limited samples using limited set of benchmarks that can be exceeded.</li> <li>Operating voltage range in steady state.</li> <li>LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.</li> <li>Load Line (AC/DC) should be measured by the VRTT tool and programmed accordingly via the BIOS Load Line override setup options. AC/DC Load Line BIOS programming directly affects operating voltages (AC) and power measurements (DC). A superior board design with a shallower AC Load Line can improve on power, performance, and thermals compared to boards designed for POR impedance.</li> <li>An IMVP8 controller to support CFL S82 65W,80W and 95W VCCORE need to have offset voltage (33h) capability and potentially VCCORE output voltage (VID + Offset) may be set higher than 1.52V, refer to CFL-S PDG, BIOS Writer Guide Doc ID #550049 and to SVID protocol Doc ID#456098.</li> <li>CFL-S line is having a compatibility option, this opportunity allowed mounting each one of CFL-S processor on any CFL-S platform, In order to implement it correctly BIOS should be config to the right platform capability, kindly refer to "CFL-DT boards compatible and BIOS configuration Technical Advisory " Doc ID # 596762 and BIOS Writer Guide Doc ID#550049 .</li> </ol>							

### 7.2.1.2 Vcc<sub>GT</sub> DC Specifications

**Table 7-3. Processor Graphics (Vcc<sub>GT</sub>) Supply DC Voltage and Current Specifications (Sheet 1 of 3)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>
Operating voltage	Active voltage Range for Vcc <sub>GT</sub>	All	0	—	1.52	V	2, 3, 6, 8
Icc <sub>MAX_GT</sub> (U-Processors)	Max. Current for Processor Graphics Rail	U-Processor Line (28W) - 4-Core GT3 with OPC	—	—	64	A	6
		U-Processor Line (28W) - 2-Core GT3 with OPC	—	—	64	A	6
		U-Processor Line (15W) - 2-Core GT2	—	—	31	A	6

**Table 7-3. Processor Graphics ( $V_{CC_{GT}}$ ) Supply DC Voltage and Current Specifications (Sheet 2 of 3)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>	
I <sub>CCMAX_G</sub> (H- Processors)	Max. Current for Processor Graphics Rail	H-Processor Line (45W) - 8-Core GT2	—	—	32	A	6	
		H-Processor Line (45W) - 6-Core GT2	—	—				
		H-Processor Line (45W) - 4-Core GT2	—	—				
		S-Processor Line (95W) - 8-Core GT2/GT0	—	—	45			
		S-Processor Line (127W) - 8-Core GT2	—	—	45			
		S-Processor Line (80W) - 8-Core GT2	—	—	45			
		S-Processor Line (65W) - 8-Core GT2	—	—	45			
		S-Processor Line (35W) - 8-Core GT2	—	—	35			
		S-Processor Line (95W) - 6-Core GT2/GT0	—	—	45			
		S-Processor Line (80W) - 6-Core GT2	—	—	45			
		S-Processor Line (65W) - 6-Core GT2/GT0	—	—	45			
		S-Processor Line (35W) - 6-Core GT2	—	—	35			
		S-Processor Line (91W) - 4-Core GT2/GT0	—	—	45			
		S-Processor Line (62W, 65W,71W,83W,80W) 4-Core GT2/GT0	—	—	45			
		S-Processor Line (35W) - 4-Core GT2	—	—	35			
I <sub>CCTDC_G</sub> (S- Processors)	Thermal Design Current (TDC) for Processor Graphics Rail	—		—	Refer to the appropriate Processor Platform Power Design Guide (Refer related documents) TDC named as iPL2 in PDG		A	6
		PS0, PS1	—	—	±20	mV		
		PS2, PS3	—	—	±20	mV		

**Table 7-3. Processor Graphics (V<sub>CC<sub>GT</sub></sub>) Supply DC Voltage and Current Specifications (Sheet 3 of 3)**

Symbol	Parameter	Segment	Min	Typ	Max			Unit	Note <sup>1</sup>		
Ripple	Ripple Tolerance	—			$I_L \leq 0.5$	$0.5 < I_L < I_{CC_{TDC}}$	$I_{CC_{TDC}} < I_L < I_{CC_{MAX}}$	mV	3, 4		
		PS0	—	—	+30/-10	$\pm 10$	$\pm 15$				
		PS1	—	—	+30/-10	$\pm 15$	$\pm 15$				
		PS2	—	—	+30/-10	+30/-10	+30/-10				
		PS3	—	—	+30/-10	+30/-10	+30/-10				
DC_LL	V <sub>CC<sub>GT</sub></sub> Loadline slope	U-4-Core GT3+OPC	—	—	2			mΩ	7, 9, 10		
		U-2-Core GT3+OPC	—	—	2						
		U-2-Core GT2	—	—	3.1						
		H- 8/6/4-Core GT2	—	—	2.7						
		S-8-Core GT2/GT0	—	—	3.1						
		, S-6-Core GT2/GT0	—	—	3.1						
		S-4-Core GT2/GT0	—	—	3.1						
		S-2-Core GT2/GT1	—	—	3.1						
AC_LL (U/H/S-Processors)	AC Loadline	U/H/S-Processor Line	—	—	Same as Max DC_LL (up to 400 KHz)			mΩ	7, 9, 10		
T_OVS_MA_X	Max Overshoot time	—	—	—	10			μs			
V_OVS_MA_X	Max Overshoot	—	—	—	70			mV			
<p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.</li> <li>Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel® SpeedStep Technology, or low-power states).</li> <li>The voltage specification requirements are measured across V<sub>CC<sub>GT</sub>-SENSE</sub> and V<sub>SS<sub>GT</sub>-SENSE</sub> as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.</li> <li>PSx refers to the voltage regulator power state as set by the SVID protocol. Refer to the <a href="#">Coffee Lake Platform Power Delivery Design Guide</a> for more information.</li> <li>Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel® SpeedStep Technology, or low-power states).</li> <li>Refer to the appropriate Platform Power Delivery Guide for the minimum, typical, and maximum V<sub>CC<sub>GT</sub></sub> allowed for a given current.</li> <li>LL measured at sense points.</li> <li>Operating voltage range in steady state.</li> <li>LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.</li> <li>Load Line (AC/DC) should be measured by the VRTT tool and programmed accordingly via the BIOS Load Line override setup options. AC/DC Load Line BIOS programming directly affects operating voltages (AC) and power measurements (DC). A superior board design with a shallower AC Load Line can improve on power, performance, and thermals compared to boards designed for POR impedance.</li> </ol>											

### 7.2.1.3 $V_{DDQ}$ DC Specifications

**Table 7-4. Memory Controller ( $V_{DDQ}$ ) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1</sup>
$V_{DDQ}$ (LPDDR3)	Processor I/O supply voltage for LPDDR3	All	Typ-5%	1.20	Typ+5%	V	3, 4, 5
$V_{DDQ}$ (DDR4)	Processor I/O supply voltage for DDR4	All	Typ-5%	1.20	Typ+5%	V	3, 4, 5
$TOB_{VDDQ}$	VDDQ Tolerance	All		AC+DC: ± 5		%	3, 4, 6
$I_{CCMAX\_VDDQ}$ (LPDDR3)	Max Current for $V_{DDQ}$ Rail (LPDDR3)	U H	— —	— —	2.6 3.3	A	2
$I_{CCMAX\_VDDQ}$ (DDR4)	Max Current for $V_{DDQ}$ Rail (DDR4)	U H S*	— —	— —	3.3 3.3 3.3	A	2

**Notes:**

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- The current supplied to the DIMM modules is not included in this specification.
- Includes AC and DC error, where the AC noise is bandwidth limited to under 100 MHz, measured on package pins.
- No requirement on the breakdown of AC versus DC noise.
- The voltage specification requirements are measured as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- For Voltage less than 1V, TOB will be 50 mV.

### 7.2.1.4 $V_{CCSA}$ DC Specifications

**Table 7-5. System Agent ( $V_{CCSA}$ ) Supply DC Voltage and Current Specifications (Sheet 1 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1, 2</sup>
$V_{CCSA}$	Voltage for the System Agent	U-Processor Line H-Processor Line S-Processor Line (fixed voltage)	0 0 —	— — 1.05	1.52 1.52 —	V	3,5
$TOB_{VCCSA}$	$V_{CCSA}$ Tolerance	U/H-Processor Lines			±20	mV	3,9
		S-Processor Line			±5(DC+AC+ripple)	%	
$I_{CCMAX\_VCCS}$	Max Current for $V_{CCSA}$ Rail	U-4-Core GT3+OPC	—	—	8.5	A	1,2
		U-2-Core GT3+OPC	—	—	8.5		
		U-2-Core GT2	—	—	6		
		H-Processor Lines	—	—	11.1		
		S-Processor Lines	—	—	11.1		
DC_LL	$V_{CCSA}$ Loadline	U-Processor Line H-Processor Line	— —	— —	10.3 10.3	mΩ	6,7,8
AC_LL	AC Loadline	U/H-Processor Lines	—	—	Same as Max DC_LL (up to 400 KHz) 43.2(LL1, range: 12.3±1.5 MHz)	mΩ	6,7,8

**Table 7-5. System Agent (V<sub>CCSA</sub>) Supply DC Voltage and Current Specifications (Sheet 2 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max			Unit	Note <sup>1,2</sup>
Ripple	Ripple Tolerance	U/H-Processor Lines	—	—	$I_L \leq 0.5$	$0.5 < I_L < I_{CC_{TDC}}$	$I_{CC_{TDC}} < I_L < I_{CC_{MAX}}$	mV	3, 4
		PS0	—	—	+30/-10	±10	±15		
		PS1	—	—	+30/-10	±15	±15		
		PS2	—	—	+30/-10	+30/-10	+30/-10		
		PS3	—	—	+30/-10	+30/-10	+30/-10		
T_OVS_MAX	Max Overshoot time	—	—	—	10			μs	
V_OVS_MAX	Max Overshoot	—	—	—	70			mV	

**Notes:**

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured across V<sub>CCSA-SENSE</sub> and V<sub>SSSA-SENSE</sub> as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- PSx refers to the voltage regulator power state as set by the SVID protocol. Refer to the Coffee Lake Platform Power Delivery Design Guide for more information.
- V<sub>CCSA</sub> voltage during boot (Vboot) 1.05V for a duration of 2 seconds.
- LL measured at sense points.
- LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
- Load Line (AC/DC) should be measured by the VRTT tool and programmed accordingly via the BIOS Load Line override setup options. AC/DC Load Line BIOS programming directly affects operating voltages (AC) and power measurements (DC). A superior board design with a shallower AC Load Line can improve on power, performance, and thermals compared to boards designed for POR impedance.
- IPU designs with U-Processor Line Pentium/Celeron require additional 0.5A, SA  $I_{CC_{MAX}} = 5A$
- U-Processor Line GT2+OPC-28W IPU designs will require additional 2A, SA  $I_{CC_{MAX}} = 7.1A$  For Voltage less than 1V, TOB will be 50 mV.

### 7.2.1.5 V<sub>CCIO</sub> DC Specifications

**Table 7-6. Processor I/O (V<sub>CCIO</sub>) Supply DC Voltage and Current Specifications (Sheet 1 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1,2</sup>
V <sub>CCIO</sub>	Voltage for the memory controller and shared cache	U,H,S *	—	0.95 +0.00	—	V	3
TOBV <sub>CCIO</sub>	V <sub>CCIO</sub> Tolerance	All	+/-5 (AC + DC + Ripple) Up to 1 MHz			%	3,5
I <sub>CC<sub>MAX</sub></sub> _V <sub>CCIO</sub>	Max Current for V <sub>CCIO</sub> Rail	U H S/X	— — —	— — —	3.6 6.4 6.4	A	-
T_OVS_MAX	Max Overshoot time	All	—	—	150	μs	4
V_OVS_MAX	Max Overshoot at TDP	All	—	—	30	mV	4

**Table 7-6. Processor I/O ( $V_{CC_{IO}}$ ) Supply DC Voltage and Current Specifications (Sheet 2 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1,2</sup>
<b>Notes:</b>							
1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.							
2. Long term reliability cannot be assured in conditions above or below Max/Min functional limits.							
3. The voltage specification requirements are measured across $V_{CC_{IO\_SENSE}}$ and $V_{SSIO\_SENSE}$ as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.							
4. OS occurs during power on only, <b>not</b> during normal operation							
5. For Voltage less than 1v, TOB will be +/-50mV (AC + DC + Ripple) up to 1 MHz.							

### 7.2.1.6 $V_{CC_{OPC}}$ , $V_{CC_{EOPIO}}$ DC Specifications

OPC VR output voltage is fixed to 1V, the processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal as shown in the following table.

$V_{CC_{EOPIO}}$  may be connected to OPC VR. The processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal (as shown in Table 7-8, "Processor OPC ( $V_{CC_{OPC}}$ ), Processor EOPIO ( $V_{CC_{EOPIO}}$ ) Supply DC Voltage and Current Specifications").

**Note:**  $V_{CC_{OPC}}$ ,  $V_{CC_{EOPIO}}$  and  $V_{CC_{OPC\_1P8}}$  are unconnected for Processors without OPC

**Table 7-7.  $V_{CC_{OPC}}$ ,  $V_{CC_{EOPIO}}$  Voltage Levels**

	ZVM# State	MSM# State	$V_{CC_{OPC}}$	Units
$V_{CC_{OPC}}$	0	N/A	0	V
	1	N/A	1.0	
$V_{CC_{EOPIO}}$	0	x	0	V
	1	1	1.0	

**Table 7-8. Processor OPC ( $V_{CC_{OPC}}$ ), Processor EOPIO ( $V_{CC_{EOPIO}}$ ) Supply DC Voltage and Current Specifications (Sheet 1 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1,2</sup>
$V_{CC_{OPC}}$	Voltage for the On-Package Cache.	Processor Line w/OPC	—	1.0	—	V	3,5,6
$V_{CC_{EOPIO}}$	Voltage for the EOPIO interface	Processor Line w/OPC	—	—	—	—	—
$TOB_{OPC, EOPIO}$ Shared VR	$V_{CC_{OPC}}, V_{CC_{EOPIO}}$ Tolerance	Processor Line w/OPC	—	—	AC+DC: $\pm 5$	%	3,5,6
$I_{CCMAX\_VCCOPC}$	Max Current for $V_{CC_{OPC}}$ Rail	Processor Line w/OPC	—	—	4.2	A	6
$I_{CCMAX\_VCCEOPIO}$	Max Current for $V_{CC_{EOPIO}}$ Rail	Processor Line w/OPC	—	—	2	A	6
$I_{CCMAX\_Share\ VR}$	Max Current for Share VR	Processor Line w/OPC	—	—	6.2	A	6
$T_{OVS\_MAX}$	Max Overshoot time	All	—	—	150	μS	4,6
$V_{OVS\_MAX}$	Max Overshoot at TDP	All	—	—	30	mV	4,6

**Table 7-8. Processor OPC (V<sub>CC<sub>OPC</sub></sub>), Processor EOPIO (V<sub>CC<sub>EOPIO</sub></sub>) Supply DC Voltage and Current Specifications (Sheet 2 of 2)**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1,2</sup>
<b>Notes:</b>							
1.	Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.						
2.	Long term reliability cannot be assured in conditions above or below Max/Min functional limits.						
3.	The voltage specification requirements are measured across V <sub>CC<sub>OPC</sub>-SENSE</sub> /V <sub>CC<sub>EOPIO</sub>-SENSE</sub> and V <sub>SS<sub>EOPIO</sub>-SENSE</sub> /V <sub>SS<sub>OPC</sub>-SENSE</sub> as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.						
4.	OS occurs during power on only, <b>not</b> during normal operation						
5.	For Voltage less than 1V, TOB will be 50 mV.						
6.	For share VR options between VCCOPC and VCCEOPIO refer to <a href="#">PDG</a> .						

### 7.2.1.7 V<sub>CC<sub>OPC</sub>\_1p8</sub> DC Specifications

**Note:** V<sub>CC<sub>OPC</sub></sub>, V<sub>CC<sub>EOPIO</sub></sub> and V<sub>CC<sub>OPC</sub>\_1P8</sub> are unconnected for Processors without OPC

**Table 7-9. Processor OPC (V<sub>CC<sub>OPC</sub>\_1p8</sub>) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Note <sup>1,2</sup>
V <sub>CC<sub>OPC</sub>_1p8</sub>	Voltage for the On-Package Cache	U-Processor Line GT3 with OPC	—	1.8	—	V	3
TOB <sub>VCC<sub>OPC</sub>_1p8</sub>	V <sub>CC<sub>OPC</sub>_1p8</sub> Tolerance		AC+DC: ± 5			%	3
I <sub>CC<sub>MAX_VCC<sub>OPC</sub>_1p8</sub></sub>	Max Current for V <sub>CC<sub>OPC</sub>_1p8</sub> Rail		—	—	100	mA	
<b>Notes:</b>							
1.	Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.						
2.	Long term reliability cannot be assured in conditions above or below Max/Min functional limits.						
3.	The voltage specification requirements are measured as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.						

### 7.2.1.8 V<sub>CC<sub>ST</sub></sub> DC Specifications

**Table 7-10. Vcc Sustain (V<sub>CC<sub>ST</sub></sub>) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Units	Notes 1,2
V <sub>CC<sub>ST</sub></sub>	Processor Vcc Sustain supply voltage	All with CNL PCH	—	1.05	—	V	3
		CFL S with KBL PCH		1.0			
TOB <sub>ST</sub>	V <sub>CC<sub>ST</sub></sub> Tolerance	All	AC+DC: ± 5			%	3,4
I <sub>CC<sub>MAX_ST</sub></sub>	Max Current for V <sub>CC<sub>ST</sub></sub>	U-Processor Line H-Processor Line S <del>A</del> -Processor Lines	—	—	60 60 80	mA	
<b>Notes:</b>							
1.	Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.						
2.	Long term reliability cannot be assured in conditions above or below Max/Min functional limits.						
3.	The voltage specification requirements are measured on package pins as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.						
4.	For Voltage less than 1V, TOB will be 50 mV.						

**Table 7-11. Vcc Sustain Gated (Vcc<sub>STG</sub>) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Units	Notes <sup>1,2</sup>
Vcc <sub>STG</sub>	Processor Vcc Sustain supply voltage	All	—	1.05	—	V	3
TOB <sub>STG</sub>	Vcc <sub>STG</sub> Tolerance	All		AC+DC: ± 5		%	3,4
I <sub>CCMAX_STG</sub>	Max Current for Vcc <sub>STG</sub>	U-Processor Line H-Processor Line	—	—	20 20	mA	

**Notes:**

1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
3. The voltage specification requirements are measured on package pins as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
4. For Voltage less than 1V, TOB will be 50 mV.

### 7.2.1.9 Vcc<sub>PLL</sub> DC Specifications

**Table 7-12. Processor PLL (Vcc<sub>PLL</sub>) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Notes <sup>1,2</sup>
Vcc <sub>PLL</sub>	PLL supply voltage (DC + AC specification)	All with CNL Intel® 300 Series Chipset Families PCH	1	1.05	1.1	V	3,4
		CFL S with KBL PCH 8th Gen Intel® Core™ S Processor S with KBL PCH Intel® 200 (including X299) and Intel® Z370 Series Chipset Families	0.95	1.0	1.05		
TOB <sub>VCCPLL</sub>	Vcc <sub>PLL</sub> Tolerance	All	Vcc <sub>PLLmax</sub> > AC+DC > Vcc <sub>PLLmin</sub>		V	3,4	
LPF	Noise filtering for Vcc <sub>PLL</sub>	All	A low pass filter or behavior like is required, the low pass filter requirements are 150KHz cut-off frequency and -20dB/Decade attenuation for higher frequencies, for more information refer to the PDG.				5
I <sub>CCMAX_VCCPLL</sub>	Max Current for Vcc <sub>PLL</sub> Rail	U-Processor Line H-Processor Line S-Processor Lines	—	—	130 150 150	mA	—

**Notes:**

1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
3. The voltage specification requirements are measured on package pins as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
4. Should be measured and verified prior to LPF assembly.
5. LPF should implement after making sure VCCPLL AC +DC are inside TOB<sub>VCCPLL</sub> limits.
6. For more information refer to Platform Design Guide.

**Table 7-13. Processor PLL\_OC (V<sub>CCPLL\_OC</sub>) Supply DC Voltage and Current Specifications**

Symbol	Parameter	Segment	Min	Typ	Max	Unit	Notes <sup>1,2</sup>
V <sub>CCPLL_OC</sub>	PLL_OC supply voltage (DC + AC specification)	All	—	V <sub>DDO</sub>	—	V	3
TOB <sub>CCPLL_OC</sub>	V <sub>CCPLL_OC</sub> Tolerance	All	AC+DC: ± 5		%	3,4	
I <sub>CCMAX_VCCPLL_OC</sub>	Max Current for V <sub>CCPLL_OC</sub> Rail	U-Processor Line - 4-Core GT3+OPC U-Processor Line - 2-Core GT3+OPC H-Processor Line - 8/6-Core GT2 S-Processor Line - 8-Core GT2/GTO S-Processor Line - 6-Core GT2/GTO S-Processor Line - 4-Core GT2/GTO S-Processor Line - 2-Core GT2/GT1	—	—	120 120 130 130 130 130 130	mA	

**Notes:**

1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
3. The voltage specification requirements are measured on package pins as near as possible to the processor with an oscilloscope set to 100-MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
4. For Voltage less than 1V, TOB will be 50 mV.

## 7.2.2 Processor Interfaces DC Specifications

### 7.2.2.1 LPDDR3 DC Specifications

**Table 7-14. LPDDR3 Signal Group DC Specifications (Sheet 1 of 2)**

Symbol	Parameter	H and U -Processor Line			Unit	Note
		Min	Typ	Max		
V <sub>IL</sub>	Input Low Voltage	—	—	0.43*V <sub>DDO</sub>	V	2, 4, 8, 9
V <sub>IH</sub>	Input High Voltage	0.57*V <sub>DDO</sub>	—	—	V	3, 4, 8, 9
R <sub>ON_UP/DN(DQ)</sub>	LPDDR3 Data Buffer pull-up/ down Resistance	Trainable			Ω	11
R <sub>ODT(DQ)</sub>	LPDDR3 On-die termination equivalent resistance for data signals	Trainable			Ω	11
V <sub>ODT(DC)</sub>	LPDDR3 On-die termination DC working point (driver set to receive mode)	0.45*V <sub>DDO</sub>	0.5*V <sub>DDO</sub>	0.55*V <sub>DDO</sub>	V	9
R <sub>ON_UP/DN(CK)</sub>	LPDDR3 Clock Buffer pull-up/ down Resistance	0.8*Typ	40	1.2*Typ	Ω	5, 11
R <sub>ON_UP/DN(CMD)</sub>	LPDDR3 Command Buffer pull-up/ down Resistance	0.8*Typ	40	1.2*Typ	Ω	11
R <sub>ON_UP/DN(CTL)</sub>	LPDDR3 Control Buffer pull-up/ down Resistance	0.8*Typ	23	1.2*typ	Ω	5, 11
R <sub>ON_UP/DN(DDR_VTT_CNTL)</sub>	System Memory Power Gate Control Buffer Pull-Up Resistance	40	—	140	Ω	-
I <sub>LI</sub>	Input Leakage Current (DQ, CK) 0V 0.2* V <sub>DDO</sub> 0.8*V <sub>DDO</sub>	—	—	0.75	mA	-

**Table 7-14. LPDDR3 Signal Group DC Specifications (Sheet 2 of 2)**

Symbol	Parameter	H and U -Processor Line			Unit	Note
		Min	Typ	Max		
$I_{IL}$	Input Leakage Current (CMD,CTL) 0V 0.2* $V_{DDO}$ 0.8* $V_{DDO}$	—	—	0.9	mA	-
DDR0_VREF_DQ[1:0] DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	Trainable	$V_{DDO}/2$	Trainable	V	12,13,14 ,15,16
DDR_RCOMP[0]	ODT resistance compensation	RCOMP values are memory topology dependent. Refer to the appropriate Coffee Lake Platform Design Guide or Coffee Lake Platform System Memory White Paper for detailed information			$\Omega$	6
DDR_RCOMP[1]	Data resistance compensation				$\Omega$	6
DDR_RCOMP[2]	Command resistance compensation				$\Omega$	6

**Notes:**

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.  $V_{IL}$  is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
3.  $V_{IH}$  is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
4.  $V_{IH}$  and  $V_{IL}$  may experience excursions above  $V_{DDO}$ . However, input signal drivers should comply with the signal quality specifications.
5. This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off. Refer processor I/O Buffer Models for I/V characteristics.
6. DDR\_RCOMP resistance should be provided on the system board with  $\pm 1\%$  resistors (except for S-Processor Line, resistors installed on package). DDR\_RCOMP resistors are to  $V_{SS}$ .
7. DDR\_VREF is defined as  $V_{DDO}/2$  for LPDDR3
8.  $R_{ON}$  tolerance is preliminary and might be subject to change.
9. The value will be set during the MRC boot training within the specified range.
10. Processor may be damaged if  $V_{IH}$  exceeds the maximum voltage for extended periods.
11. Final value determined by BIOS power training, values might vary between bytes and/or units.
12. VREF values determined by BIOS training, values might vary between units.
13. DDR0\_VREF\_DQ[1:0] / DDR0\_VREF\_DQ connected to Channel 0 VREF\_DQ.
14. DDR0\_VREF\_DQ[1:0] is available in U processor line, DDR0\_VREF\_DQ is available in H/S processor line.
15. DDR1\_VREF\_DQ connected to Channel 1 VREF\_DQ.
16. DDR\_VREF\_CA connected to both Channel 0 and 1 VREF\_CA.

### 7.2.2.2 DDR4 DC Specifications

**Table 7-15. DDR4 Signal Group DC Specifications (Sheet 1 of 2)**

Symbol	Parameter	U, S, and H-Processor Line			Units	Notes <sup>1</sup>
		Min	Typ	Max		
$V_{IL}$	Input Low Voltage	—	—	$VREF(INT) - 0.07*VDDO$	V	2, 4, 8, 9, 13
$V_{IH}$	Input High Voltage	$VREF(INT) + 0.07*VDDO$	—	—	V	3, 4, 8, 9, 13
$R_{ON\_UP/DN(DO)}$	DDR4 Data Buffer pull-up/ down Resistance	Trainable			$\Omega$	11
$R_{ODT(DQ)}$	DDR4 On-die termination equivalent resistance for data signals	Trainable			$\Omega$	11
$V_{ODT(DC)}$	DDR4 On-die termination DC working point (driver set to receive mode)	0.45* $V_{DDO}$	0.5* $V_{DDO}$	0.55* $V_{DDO}$	V	9
$R_{ON\_UP/DN(CK)}$	DDR4 Clock Buffer pull-up/ down Resistance	0.8*Typ	26	1.2*Typ	$\Omega$	5, 11
$R_{ON\_UP/DN(CMD)}$	DDR4 Command Buffer pull-up/ down Resistance	0.8*Typ	20	1.2*Typ	$\Omega$	11
$R_{ON\_UP/DN(CTL)}$	DDR4 Control Buffer pull-up/ down Resistance	0.8*Typ	20	1.2*Typ	$\Omega$	5, 11

**Table 7-15. DDR4 Signal Group DC Specifications (Sheet 2 of 2)**

Symbol	Parameter	U, S, and H-Processor Line			Units	Notes <sup>1</sup>
		Min	Typ	Max		
R <sub>ON_UP/DN</sub> (DDR_VTT_CNTL)	System Memory Power Gate Control Buffer Pull-Up/ down Resistance	40	—	140	Ω	-
I <sub>LI</sub>	Input Leakage Current (DQ, CK) 0 V 0.2*V <sub>DDQ</sub> 0.8*V <sub>DDQ</sub>	—	—	1	mA	-
DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	V <sub>DDQ</sub> /2- 0.06	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> / 2+0.06	V	12,14, 15
DDR_RCOMP[0]	ODT resistance compensation	RCOMP values are memory topology dependent. Refer to the appropriate Coffee Lake Platform Design Guide or Coffee Lake Platform System Memory White Paper for detailed information			Ω	6
DDR_RCOMP[1]	Data resistance compensation				Ω	6
DDR_RCOMP[2]	Command resistance compensation				Ω	6

**Notes:**

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- V<sub>IL</sub> is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- V<sub>IH</sub> is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- V<sub>IH</sub> and V<sub>IL</sub> may experience excursions above V<sub>DDQ</sub>. However, input signal drivers should comply with the signal quality specifications.
- This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off. Refer processor I/O Buffer Models for I/V characteristics.
- DDR\_RCOMP resistance should be provided on the system board with ±1% resistors (except for S-Processor Line, resistors installed on package). DDR\_RCOMP resistors are to V<sub>SS</sub>.
- DDR\_VREF is defined as V<sub>DDQ</sub>/2 for DDR4
- R<sub>ON</sub> tolerance is preliminary and might be subject to change.
- The value will be set during the MRC boot training within the specified range.
- Processor may be damaged if V<sub>IH</sub> exceeds the maximum voltage for extended periods.
- Final value determined by BIOS power training, values might vary between bytes and/or units.
- VREF values determined by BIOS training, values might vary between units.
- VREF(INT) is a trainable parameter whose value is determined by BIOS for margin optimization.
- DDR1\_Vref\_DQ connected to Channel 1 VREF\_CA.
- DDR\_Vref\_CA connected to Channel 0 VREF\_CA.

### 7.2.2.3 PCI Express\* Graphics (PEG) DC Specifications

**Table 7-16. PCI Express\* Graphics (PEG) Group DC Specifications**

Symbol	Parameter	Min	Typ	Max	Units	Notes <sup>1</sup>
Z <sub>TX-DIFF-DC</sub>	DC Differential Tx Impedance	80	100	120	Ω	1, 5
Z <sub>RX-DC</sub>	DC Common Mode Rx Impedance	40	50	60	Ω	1, 4
Z <sub>RX-DIFF-DC</sub>	DC Differential Rx Impedance	80	—	120	Ω	1
PEG_RCOMP	resistance compensation	24.75	25	25.25	Ω	2, 3

**Notes:**

- Refer to the PCI Express Base Specification for more details.
- Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RLTX-DIFF.
- PEG\_RCOMP resistance should be provided on the system board with 1% resistors. COMP resistors are to V<sub>CCIO</sub>. PEG\_RCOMP - Intel allows using 24.9 Ω 1% resistors.
- DC impedance limits are needed to ensure Receiver detect.
- The Rx DC Common Mode Impedance should be present when the Receiver terminations are first enabled to ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and the 15 Rx Common Mode Impedance (constrained by RLRX-CM to 50 Ω ±20%) should be within the specified range by the time Detect is entered.



#### 7.2.2.4 Digital Display Interface (DDI) DC Specifications

Table 7-17. Digital Display Interface Group DC Specifications (DP/HDMI \*)

Symbol	Parameter	Min	Typ	Max	Units	Notes <sup>1</sup>
$V_{OL}$	DDIB_TXC[3:0] Output Low Voltage DDIC_TXC[3:0] Output Low Voltage DDID_TXC[3:0] Output Low Voltage	—	—	$0.25*V_{CCIO}$	V	1,2
$V_{OH}$	DDIB_TXC[3:0] Output High Voltage DDIC_TXC[3:0] Output High Voltage DDID_TXC[3:0] Output High Voltage	$0.75*V_{CCIO}$	—	—	V	1,2
ZTX-DIFF-DC	DC Differential Tx Impedance	80	100	120	$\Omega$	

**Notes:**

1.  $V_{CCIO}$  depends on segment.
2.  $V_{OL}$  and  $V_{OH}$  levels depends on the level chosen by the Platform.

#### 7.2.2.5 embedded DisplayPort\* (eDP\*) DC Specification

Table 7-18. embedded DisplayPort\* (eDP\*) Group DC Specifications

Symbol	Parameter	Min	Typ	Max	Units
$V_{OL}$	eDP_DISP_UTIL Output Low Voltage	—	—	$0.1*V_{CCIO}$	V
$V_{OH}$	eDP_DISP_UTIL Output High Voltage	$0.9*V_{CCIO}$	—	—	V
$R_{UP}$	eDP_DISP_UTIL Internal pull-up	100	—	—	$\Omega$
$R_{DOWN}$	eDP_DISP_UTIL Internal pull-down	100	—	—	$\Omega$
eDP_RCOMP	eDP resistance compensation	24.75	25	25.25	$\Omega$
ZTX-DIFF-DC	DC Differential Tx Impedance	80	100	120	$\Omega$

**Notes:**

1. COMP resistance is to VCOMP\_OUT.
2. eDP\_RCOMP resistor should be provided on the system board.

#### 7.2.2.6 CMOS DC Specifications

Table 7-19. CMOS Signal Group DC Specifications

Symbol	Parameter	Min	Max	Units	Notes <sup>1</sup>
$V_{IL}$	Input Low Voltage	—	$V_{CC} * 0.3$	V	2, 5
$V_{IH}$	Input High Voltage	$V_{CC} * 0.7$	—	V	2, 4, 5
$V_{OL}$	Output Low Voltage	—	$V_{CC} * 0.1$	V	2
$V_{OH}$	Output High Voltage	$V_{CC} * 0.9$	—	V	2, 4
$R_{ON}$	Buffer on Resistance	23	73	$\Omega$	-
$I_{LI}$	Input Leakage Current	—	$\pm 150$	$\mu A$	3

**Notes:**

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. The  $V_{CC}$  referred to in these specifications refers to instantaneous  $V_{CC}$  levels.
3. For VIN between "0" V and  $V_{CC}$  Measured when the driver is tri-stated.
4.  $V_{IH}$  and  $V_{OH}$  may experience excursions above  $V_{CC}$ . However, input signal drivers should comply with the signal quality specifications.
5. Refer the processor I/O Buffer Models for I/V characteristics.

### 7.2.2.7 GTL and OD DC Specifications

**Table 7-20. GTL Signal Group and Open Drain Signal Group DC Specifications**

Symbol	Parameter	Min	Max	Units	Notes <sup>1</sup>
$V_{IL}$	Input Low Voltage (TAP, except PROC_TCK, PROC_TRST#)	—	$V_{CC} * 0.6$	V	2, 5, 6
$V_{IH}$	Input High Voltage (TAP, except PROC_TCK, PROC_TRST#)	$V_{CC} * 0.72$	—	V	2, 4, 5, 6
$V_{IL}$	Input Low Voltage (PROC_TCK, PROC_TRST#)	—	$V_{CC} * 0.3$	V	2, 5, 6
$V_{IH}$	Input High Voltage (PROC_TCK, PROC_TRST#)	$V_{CC} * 0.3$	—	V	2, 4, 5, 6
$V_{HYSTERESIS}$	Hysteresis Voltage	$V_{CC} * 0.2$	—	V	-
$R_{ON}$	Buffer on Resistance (TDO)	7	17	$\Omega$	-
$V_{IL}$	Input Low Voltage (other GTL)	—	$V_{CC} * 0.6$	V	2, 5, 6
$V_{IH}$	Input High Voltage (other GTL)	$V_{CC} * 0.72$	—	V	2, 4, 5, 6
$R_{ON}$	Buffer on Resistance (CFG/BPM)	16	24	$\Omega$	-
$R_{ON}$	Buffer on Resistance (other GTL)	12	28	$\Omega$	-
$I_{LI}$	Input Leakage Current	—	$\pm 150$	$\mu A$	3

**Notes:**

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. The  $V_{CC_{ST}}$  referred to in these specifications refers to instantaneous  $V_{CC_{ST/IO}}$ .
3. For  $V_{IN}$  between 0 V and  $V_{CC_{ST}}$ . Measured when the driver is tri-stated.
4.  $V_{IH}$  and  $V_{OH}$  may experience excursions above  $V_{CC_{ST}}$ . However, input signal drivers should comply with the signal quality specifications.
5. Refer to the [processor I/O Buffer Models](#) for I/V characteristics.
6. Those  $V_{IL}/V_{IH}$  values are based on ODT disabled (ODT Pull-up not exist).

### 7.2.2.8 PECL DC Characteristics

The PECL interface operates at a nominal voltage set by  $V_{CC_{ST}}$ . The set of DC electrical specifications shown in the following table is used with devices normally operating from a  $V_{CC_{ST}}$  interface supply.

$V_{CC_{ST}}$  nominal levels will vary between processor families. All PECL devices will operate at the  $V_{CC_{ST}}$  level determined by the processor installed in the system.

**Table 7-21. PECL DC Electrical Limits (Sheet 1 of 2)**

Symbol	Definition and Conditions	Min	Max	Units	Notes <sup>1</sup>
$R_{up}$	Internal pull up resistance	15	45	$\Omega$	3
$V_{IN}$	Input Voltage Range	-0.15	$V_{CC_{ST}} + 0.15$	V	-
$V_{Hysteresis}$	Hysteresis	$0.15 * V_{CC_{ST}}$	—	V	-
$V_{IL}$	Input Voltage Low- Edge Threshold Voltage	—	$0.3 * V_{CC_{ST}}$	V	-
$V_{IH}$	Input Voltage High-Edge Threshold Voltage	$0.7 * V_{CC_{ST}}$	—	V	-
$C_{bus}$	Bus Capacitance per Node	N/A	10	$pF$	-
$C_{pad}$	Pad Capacitance	0.7	1.8	$pF$	-
$I_{leak000}$	leakage current @ 0V	—	0.6	$mA$	-
$I_{leak025}$	leakage current @ $0.25 * V_{CC_{ST}}$	—	0.4	$mA$	-
$I_{leak050}$	leakage current @ $0.50 * V_{CC_{ST}}$	—	0.2	$mA$	-


Table 7-21. PECL DC Electrical Limits (Sheet 2 of 2)

Symbol	Definition and Conditions	Min	Max	Units	Notes <sup>1</sup>
Ileak075	leakage current @ 0.75* Vcc <sub>ST</sub>	—	0.13	mA	-
Ileak100	leakage current @ Vcc <sub>ST</sub>	—	0.10	mA	-
<b>Notes:</b>					
1. Vcc <sub>ST</sub> supplies the PECL interface. PECL behavior does not affect Vcc <sub>ST</sub> min/max specifications.					
2. The leakage specification applies to powered devices on the PECL bus.					
3. The PECL buffer internal pull up resistance measured at 0.75* Vcc <sub>ST</sub> .					

### Input Device Hysteresis

The input buffers in both client and host models should use a Schmitt-triggered input design for improved noise immunity. Use the following figure as a guide for input buffer design.

Figure 7-1. Input Device Hysteresis



## 7.3 AC Specifications

The processor timings specified in this section are defined at the processor pads. Therefore, proper simulation of the signals is the only means to verify proper timing and signal quality.

- The following tables list the AC specifications associated with the processor. The timings specified in this section should be used in conjunction with the processor signal integrity models provided by Intel. Read all table notes associated with the timing parameters.

Table 7-22. Differential Clock Jitter

Symbol	Description	Max	Units
T <sub>24MHz_HF_TIE_PTP</sub> <sup>1,2,3,4</sup>	>1.5 MHz to Nyquist Jitter	60	PS Peak-to-Peak
T <sub>24MHz_Cycle_to_Cycle_Jitter</sub>	Cycle to Cycle Jitter	150	PS
T <sub>24MHz_Duty_Cycle</sub>	Duty Cycle	50% ±8%	%
<b>Notes:</b>			
1. Measured 100K ref clock cycles using High Pass 1.5M 1st order filter.			
2. Measured differentially at CLK24P/N Signal Vias directly under the Processor.			
3. Time Interval Error (TIE) Jitter data can be measured using jitter analysis software such as DPOJET* from Tektronix.			
4. Time Interval Error (TIE) Jitter is the discrete time domain representation of phase noise expressed in seconds or picoseconds.			

**Table 7-23. Differential Clocks (SSC off)**

Signal Name	1 CLK -Jitter c-c Abs PerMin	0.1 S -ppm Long AvgMin	Ideal DC Target	0.1 S +ppm Long AvgMax	CLK +Jitter c-c Abs PerMax	Units
BCLK	9.925	9.999000	10.00000	10.00100	10.075	ns
PCI_BCLK	9.925	9.999000	10.00000	10.00100	10.075	ns

**Notes:**

1. Ideal DC Target: This serves only as an ideal reference target (0 ppm) to use for calculating the rest of the period measurement values.
2. 0.1 second - Measurement Window (frequency counter): Valuable measurement done using a frequency counter to determine near DC average frequency (filtering out all jitter including SSC and cycle to cycle). This is used to determine if the system has a frequency static offset caused usually by incorrect crystal, crystal loading or incorrect clock configuration.
3. 1CLK - No Filter: Any 1 Period measured with a scope. Measured on a real time Oscilloscope using no filters, a simple period measurement (or a Jit3 period measurement - more accurate), provides absolute Min/Max timing information.

**Table 7-24. Differential Clocks (SSC on)**

Signal Name	1 CLK -Jitter c-c Abs PerMin	1 us -SSC Short AvgMin	0.1 S -ppm Long AvgMin	Ideal DC Target	0.1 S +ppm Long AvgMax	1 us +SSC Short AvgMax	CLK +Jitter c-c Abs PerMax	Units
BCLK	9.925	9.999063	10.02406	10.02506	10.02607	10.05120	10.125	ns
PCI_BCLK	9.925	9.999063	10.02406	10.02506	10.02607	10.05120	10.125	ns

**Notes:**

1. Ideal DC Target: This serves only as an ideal reference target (0 ppm) to use for calculating the rest of the period measurement values.
2. 0.1 second - Measurement Window (frequency counter): Valuable measurement done using a frequency counter to determine near DC average frequency (filtering out all jitter including SSC and cycle to cycle). This is used to determine if the system has a frequency static offset caused usually by incorrect crystal, crystal loading or incorrect clock configuration.
3. 1.0 us - Measurement Window (scope): This measurement is only used in conjunction with clock post processing software (Jit3 Advanced for example) with "filters = LPF 3RD order 1-MHz pole" to filter out high frequency jitter (FM) and show the underlying SSC profile. The numbers here bound the SSC min/ max excursions (SSC magnitude).
4. 1CLK - No Filter: Any 1 Period measured with a scope. Measured on a real time Oscilloscope using no filters, a simple period measurement (or a Jit3 period measurement - more accurate), provides absolute Min/Max timing information.

**Table 7-25. System Reference Clocks DC and AC Specifications (Sheet 1 of 2)**

Symbol	Parameter	Signal	Min	Max	Unit	Meas.	Figure	Notes
Slew_rise	Rising Slew Rate	Diff	1.3	4.0	V/ns	Avg	7-2	2, 3
Slew_fall	Falling Slew Rate	Diff	1.3	4.0	V/ns	Avg	7-2	2, 3
Slew_var	Slew Rate Matching	Single Ended	—	20	%	Avg	7-3	1, 9
V <sub>SWING</sub>	Differential Output Swing	Diff	300	—	mV	RT	7-2	2
V <sub>CROSS</sub>	Crossing Point Voltage	Single Ended	250	550	mV	RT	7-3	1, 4, 5
V <sub>CROSS_DELTA</sub>	Variation of V <sub>CROSS</sub>	Single Ended	—	140	mV	RT	7-3	1, 4, 8
V <sub>MAX</sub>	Max Output Voltage	Single Ended	—	1.15	V	RT	7-3	1, 6
V <sub>MIN</sub>	Min Output Voltage	Single Ended	-0.3	—	V	RT	7-3	1, 7
DTY_CYC: BCLK/PCI_BCLK CLK24MHz	Duty Cycle	Diff	40 45	60 55	%	Avg	7-2	2

**Table 7-25. System Reference Clocks DC and AC Specifications (Sheet 2 of 2)**

Symbol	Parameter	Signal	Min	Max	Unit	Meas.	Figure	Notes
<b>Notes:</b>								
1. Measurement taken from single-ended waveform on a component test board 2. Measurement taken from differential waveform on a component test board. 3. Slew rate measured through VSWING voltage range centered about differential zero. 4. $V_{CROSS}$ is defined as the voltage where $Clock = Clock\#$ . 5. Only applies to the differential rising edge (that is, Clock rising and Clock# falling). 6. The max voltage including overshoot. 7. The min voltage including undershoot. 8. The total variation of all $V_{CROSS}$ measurements in any particular system. Note that this is a subset of $V_{CROSS\_MIN/MAX}$ ( $V_{CROSS}$ absolute) allowed. The intent is to limit $V_{CROSS}$ induced modulation by setting $V_{CROSS\_DELTA}$ to be smaller than $V_{CROSS}$ absolute. 9. Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a $\pm 75$ mV window centered on the average cross point where Clock rising meets Clock# falling (Refer Figure 7-3). The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.								

### 7.3.1 LPDDR3 AC Specifications

**Table 7-26. LPDDR3 Electrical Characteristics and AC Timings**

Symbol	Parameter	1600 MT/s		1866 MT/s		2133 MT/s		Unit	Figure	Note <sup>1,7</sup>
		Max	Min	Max	Min	Max	Min			
<b>System Memory Clock Timings</b>										
$T_{CK}$	CK Period	1.250	—	1.071	—	0.938	—	ns		
<b>System Memory Command Signal Timings</b>										
$T_{CMD\_CO}$	CA[9:0] Edge Placement Accuracy	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	ps		3, 5, 8
<b>System Memory Control Signal Timings</b>										
$T_{CTRL\_CO}$	CS#[1:0], CKE[3:0], ODT Edge Placement Accuracy	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	ps	7-5	3, 5, 8
<b>System Memory Data and Strobe Signal Timings</b>										
$T_{DVB} + T_{DVA}$	DQ[63:0] Valid before DQS[7:0] Rising or Falling Edge	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	0.1* $T_{CK}$	—	ps		6, 8
$T_{SU+HD}$	DQ Input Setup Plus Hold Time to DQS Rising or Falling Edge	0.125* $T_{CK}$	—	0.125* $T_{CK}$	—	0.125* $T_{CK}$	—	ps	7-7	1, 2, 6, 8

**Notes:**

- Unless otherwise noted, all specifications in this table apply to all processor frequencies. Timing specifications only depend on the operating frequency of the memory channel and not on the maximum frequency.
- When the single ended slew rate of the input Data or Strobe signals, within a byte group, are below 1.0 V/ns, the  $T_{SU}$  and  $T_{HD}$  specifications should be increased by a derating factor. The input single ended slew rate is measured DC to AC levels;  $V_{IL\_DC}$  to  $V_{IH\_AC}$  for rising edges, and  $V_{IH\_DC}$  to  $V_{IL\_AC}$  for falling edges. Use the worst case minimum slew rate measured between Data and Strobe, within a byte group, to determine the required derating value. No derating is required for single-ended slew rates equal to or greater than 1.0 V/ns.
- Edge Placement Accuracy (EPA): The silicon contains digital logic that automatically adjusts the timing relationship between the DDR reference clocks and DDR signals. The BIOS initiates a training procedure that will place a given signal appropriately within the clock period. The difference in delay between the signal and clock is accurate to within  $\pm$ EPA. This EPA includes jitter, skew, within die variation and several other effects.
- Data to Strobe read setup and Data from Strobe read hold minimum requirements specified at the processor pad are determined with the minimum Read DQS/DQS# delay.
- The system memory clock outputs are differential (CLK and CLK#), the CLK rising edge is referenced at the crossing point where CLK is rising and CLK# is falling.
- The system memory strobe outputs are differential (DQS and DQS#), the DQS rising edge is referenced at the crossing point where DQS is rising and DQS# is falling, and the DQS falling edge is referenced at the crossing point where DQS is falling and DQS# is rising.
- These are pre-silicon estimates and are subject to change.
- Max range is correct but center point is subject to change during MRC boot training.

### 7.3.2 DDR4 AC Specifications

Table 7-27. DDR4 Electrical Characteristics and AC Timings

Symbol	Parameter	1866 MT/s		2133 MT/s		2400 MT/s		2667 MT/s		Unit	Figure	Note <sup>1,7</sup>
		Max	Min	Max	Min	Max	Min	Max	Min			
<b>System Memory Clock Timings</b>												
T <sub>CK</sub>	CK Period	1.071	—	0.938	—	0.834	—	0.750	—	ns	—	—
<b>System Memory Command Signal Timings</b>												
T <sub>CMD_CO</sub>	RAS#, CAS#, WE#, MA, BA Edge Placement Accuracy	0.1* T <sub>CK</sub>	—	ps	—	3, 4, 5, 8						
<b>System Memory Control Signal Timings</b>												
T <sub>CTRL_CO</sub>	CS#, CKE, ODT Edge Placement Accuracy	0.1* T <sub>CK</sub>	—	ps	—	3, 5, 8						
<b>System Memory Data and Strobe Signal Timings</b>												
T <sub>DVB</sub> + T <sub>DVA</sub>	DQ Valid before DQS Rising or Falling Edge	0.1* T <sub>CK</sub>	—	ps	—	6, 8						
T <sub>SU+HD</sub>	DQ Input Setup Plus Hold Time to DQS Rising or Falling Edge	0.125* T <sub>CK</sub>	—	ps	—	1, 2, 6, 8						
<b>Notes:</b>												
1.	Unless otherwise noted, all specifications in this table apply to all processor frequencies. Timing specifications only depend on the operating frequency of the memory channel and not on the maximum frequency											
2.	When the single ended slew rate of the input Data or Strobe signals, within a byte group, are below 1.0 V/ns, the T <sub>SU</sub> and T <sub>HD</sub> specifications should be increased by a derating factor. The input single ended slew rate is measured DC to AC levels; V <sub>IL_DC</sub> to V <sub>IH_AC</sub> for rising edges, and V <sub>IH_DC</sub> to V <sub>IL_AC</sub> for falling edges. Use the worst case minimum slew rate measured between Data and Strobe, within a byte group, to determine the required derating value. No derating is required for single ended slew rates equal to or greater than 1.0 V/ns.											
3.	Edge Placement Accuracy (EPA): The silicon contains digital logic that automatically adjusts the timing relationship between the DDR reference clocks and DDR signals. The BIOS initiates a training procedure that will place a given signal appropriately within the clock period. The difference in delay between the signal and clock is accurate to within $\pm$ EPA. This EPA includes jitter, skew, within die variation and several other effects.											
4.	Data to Strobe read setup and Data from Strobe read hold minimum requirements specified at the processor pad are determined with the minimum Read DQS/DQS# delay.											
5.	The system memory clock outputs are differential (CLK and CLK#). The CLK rising edge is referenced at the crossing point where CLK is rising and CLK# is falling.											
6.	The system memory strobe outputs are differential (DQS and DQS#). The DQS rising edge is referenced at the crossing point where DQS is rising and DQS# is falling, and the DQS falling edge is referenced at the crossing point where DQS is falling and DQS# is rising.											
7.	These are pre-silicon estimates and are subject to change.											
8.	Max range is correct but center point is subject to change during MRC boot training.											

### 7.3.3 PCI Express\* Graphics (PEG) AC Specifications

Table 7-28. PCI Express\* Graphics (PEG) AC Specifications (Sheet 1 of 2)

Symbol	Parameter	Min	Max	Unit	Notes <sup>1</sup>
UI	Unit Interval (Gen 1)	399.98	400.12	ps	3, 4 for Tx, 5 for Rx
UI	Unit Interval (Gen 2)	199.94	200.06	ps	3, 4 for Tx, 5 for Rx
UI	Unit Interval (Gen 3)	124.9625	125.0375	ps	3, 4 for Tx, 5 for Rx
T-TX-EYE	Minimum Transmission Eye Width (Gen 1 and Gen 2)	0.75	—	UI	6, 7, 8, 9, 10, 17
T-TX-EYE	Minimum Transmission Eye Width (Gen 3)	Refer to Gen 3 Additional Specification	—	UI	8, 9, 17
T-TX-RISE/FALL	D+/D- TX Out put Rise/Fall time (Gen 1)	0.125	—	UI	7, 11
T-TX-RISE/FALL	D+/D- TX Out put Rise/Fall time (Gen 2)	0.15	—	UI	7, 11
T-TX-RISE/FALL	D+/D- TX Out put Rise/Fall time (Gen 3)	Not Specified	—	UI	
TRX-EYE	Minimum Receiver Eye Width (Gen 1)	0.4	—	UI	12, 14
TRX-TJ-CC	Max Rx Inherent Timing Error (Gen 2)	—	0.4	UI	2
TRX-SV-8G	Eye width at TP2P (Gen 3)	0.3	0.35	UI	15
V <sub>TX-DIFF-p-p</sub>	Differential Peak-to-Peak Tx Voltage Swing (Gen 1 and Gen 2)	0.8	1.2	V <sub>pp</sub>	4
V <sub>TX-FS-NO-EQ</sub>	Full swing Tx voltage with no TxEq	0.8	1.2 (Gen1, 2) 1.3 (Gen 3)	V <sub>pp</sub>	13
V <sub>TX-RS-NO-EQ</sub>	Reduced swing Tx voltage with No TxEq	—	1.2 (Gen1, 2) 1.3 (Gen 3)	V <sub>pp</sub>	13
V <sub>TX_CM-AC-p</sub>	Tx AC Peak Common Mode Output Voltage (Gen 1 Only)	20		mV	1, 2, 7
V <sub>TX_CM-AC-pp</sub>	Tx AC peak-peak common mode voltage (Gen 2)	—	150	mV	
V <sub>TX_CM-AC-pp</sub>	Tx AC peak-peak common mode voltage (Gen 3)	—	150	mV	14, 15, 16
V <sub>RX_CM-AC-p</sub>	Rx AC Peak Common Mode Input Voltage (Gen 1 and Gen 2)	—	150	mV	1, 8
V <sub>RX_CM-AC-p</sub>	Rx AC Peak Common Mode Input Voltage (Gen 3) EH < 100 mV <sub>P-P</sub> EH > 100 mV <sub>P-P</sub>	—	75 125	mV	1, 8
V <sub>RX-DIFFpp-cc</sub>	Differential Rx Peak-to-Peak Voltage for common Refclk (Gen 1 Only)	0.175	1.2	V	1, 3, 12
V <sub>RX-DIFFpp-cc</sub>	Differential Rx Peak-to-Peak Voltage for common Refclk (Gen 2 Only)	0.012	1.2	V	1, 3, 12
V <sub>RX-DIFFpp-cc</sub>	Differential Rx Peak-to-Peak Voltage for common Refclk (Gen 3 Only)	Not Specified	Not Specified	V	1, 3, 12

**Table 7-28. PCI Express\* Graphics (PEG) AC Specifications (Sheet 2 of 2)**

Symbol	Parameter	Min	Max	Unit	Notes <sup>1</sup>
<b>Notes:</b>					
1. Refer PCI Express Base Specification for more details. 2. Max Rx inherent total timing error for common Refclk Rx architecture. 3. The specified UI is equivalent to a tolerance of $\pm 300$ ppm for each Refclk source. Period does not account for SSC induced variations. 4. SSC permits a $+0, -5000$ ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz. 5. UI does not account for SSC caused variations. 6. Does not include SSC or Refclk jitter. Includes $R_j$ at $10^{-12}$ . Note that 2.5 GT/s and 5.0 GT/s use different jitter determination methods. 7. Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of 12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require a scope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s should de-convolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although de-convolution is recommended. For measurement setup details, Refer the PCI Express Base Specification 3.0. At least $10^6$ UI of data should be acquired. 8. Transmitter jitter is measured by driving the Transmitter under test with a low jitter "ideal" clock and connecting the DUT to a reference load. 9. Transmitter raw jitter data should be convolved with a filtering function that represents the worst case CDR tracking BW. 2.5 GT/s and 5.0 GT/s use different filter functions that are defined in the PCI Express Base Specification 3.0. After the convolution process has been applied, the center of the resulting eye should be determined and used as a reference point for obtaining eye voltage and margins. 10. For 5.0 GT/s, de-emphasis timing jitter should be removed. An additional HPF function should be applied as shown in the PCI Express Base Specification 3.0. This parameter is measured by accumulating a record length of $10^6$ UI while the DUT outputs a compliance pattern. TMINPULSE is defined to be nominally 1 UI wide and is bordered on both sides by pulses of the opposite polarity. Refer the PCI Express Base Specification 3.0 for more details. 11. Measured differentially from 20% to 80% of swing. 12. Receiver eye margins are defined into a $2 \times 50$ W reference load. A Receiver is characterized by driving it with a signal whose characteristics are defined by the parameters specified in the PCI Express Base Specification 3.0. 13. Voltage measurements for $V_{TX-FS-NO-EQ}$ and $V_{TX-RS-NO-EQ}$ are made using the 64-zeros/64-ones pattern in the compliance pattern. 14. Minimum eye time at Rx pins to yield a $10^{-12}$ BER. 15. Eye width at $BER=10^{-12}$ . $V_{RX-ST-8G}$ and $T_{RX-ST-8G}$ are referenced to TP2P and are obtained after post processing data captured at TP2. $V_{RX-ST-8G}$ and $T_{RX-ST-8G}$ include the effects of applying the behavioral Rx model and Rx behavioral equalization. 16. $V_{TX-AC-CM-PP}$ is measured at TP1 without de-embedding the breakout channel. This parameter captures device CM only and is not intended to capture system CM noise. For each data rate an LPF with a -3 dB point of data rate/2 is applied. 17. Does not include SSC or Refclk jitter. Includes $R_j$ at $10^{-12}$					

### 7.3.4 PCI Express\* Gen 3 Additional AC Specifications

**Table 7-29. PCI Express\* Gen 3 additional AC Specifications**

Symbol	Parameter	Max	Unit	Notes <sup>1</sup>
$T_{TX-UTJ}$	Tx uncorrelated total jitter	31.25	ps PP @ $10^{-12}$	
$T_{TX-UDJDD}$	Tx uncorrelated deterministic jitter	12	ps PP	
$T_{TX-UPW-TJ}$	Total uncorrelated PWJ	24	ps PP @ $10^{-12}$	1, 2
$T_{TX-UPW-DJDD}$	Deterministic DJDD uncorrelated PWJ	10	ps PP	1, 2
$T_{TX-DDJ}$	Data dependent jitter	18	ps PP	2, 3
<b>Notes:</b>				
1. PWJ parameters shall be measured after DDJ separation. 2. Measured with optimized preset value after de-embedding to Tx pin. 3. The 18 ps number takes into account measurement error.				

### 7.3.5 embedded DisplayPort\* (eDP) AC Specifications

Table 7-30. embedded DisplayPort\* (eDP) AC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes <sup>1</sup>
UI <sub>HBR2</sub>	Unit Interval for High Bit Rate 2 (5.4 Gbps/lane)	—	185	—	ps	-
UI <sub>HBR</sub>	Unit Interval for High Bit Rate (2.7 Gbps/lane)	—	370	—	ps	3
UI <sub>RBR</sub>	Unit Interval for Reduced Bit Rate (1.62 Gbps/lane)	—	617	—	ps	3
Down_Spread_Amplitude	Link clock down spreading	0.0	—	0.5	%	-
Down_Spread_Frequency	Link clock down-spreading frequency	30	—	33	kHz	-
V <sub>TX-DIFFp-p-level0</sub>	Differential Peak-to-peak Output Voltage Level 0	160	200	240	mV	2, 6, 7
V <sub>TX-DIFFp-p-level1</sub>	Differential Peak-to-peak Output Voltage Level 1	210	250	290	mV	2, 6
V <sub>TX-DIFFp-p-level2</sub>	Differential Peak-to-peak Output Voltage Level 2	300	350	400	mV	2, 6
V <sub>AUX-DIFFp-p (Tx)</sub>	Aux peak-to-peak voltage at transmitting device (V <sub>diff</sub> p-p)	0.4	0.5	0.6	V	8
V <sub>AUX-DIFFp-p (Rx)</sub>	Aux peak-to-peak voltage at receiving device	0.32	—	1.36	V	8
Pre-emphasis 0 dB	No Pre-emphasis	0	0	0	dB	2, 5
Pre-emphasis 3.5 dB	3.5 dB Pre-emphasis Level	2.8	3.5	4.2	dB	2, 5
Pre-emphasis 6 dB	6 dB Pre-emphasis Level	4.8	6	7.2	dB	2, 4, 5
L <sub>TX-SKEW-INTER_PAIR</sub>	Lane-to-Lane Output Skew at Tx package pins	—	—	2	UI	-
TJ <sub>HBR2</sub>	Total Jitter at Tx package pins. High-Bit Rate 2 (5.4 Gbps/lane)	—	—	114	ps	-
TJ <sub>HBR</sub>	Total Jitter at Tx package pins. High-Bit Rate (2.7 Gbps/lane)	—	—	155	ps	-

**Notes:**

1. All values are measured at the processor package pin level.
2. For embedded connection, support of level 2 de-emphasis and VSWING is optional.
3. Range is nominal +300 to -5300 ppm.
4. De-emphasis level of -6 dB exist only for output voltage level 1
5. Equalization in this table defined in terms of de-emphasize for consistency with PCI Express\*. The DP specification specifies equalization in terms of "pre-emphasis".
6. The diff voltage swing meets VESA\* Specification Revision 1.2 DP requirements.
7. For embedded DisplayPort\* lower differential peak-to-peak output voltage levels and pre-emphasis levels are allowed based on design.
8.  $V_{AUX-DIFFp-p} = 2^* |V_{AUX_P} - V_{AUX_N}|$

### 7.3.6 Digital Display Interface (DDI) AC Specifications

Table 7-31. Digital Display Interface Group AC Specifications (DP)

Symbol	Parameter	Min	Typ	Max	Unit	Notes <sup>1</sup>
UI <sub>HR2</sub>	Unit Interval for High Bit Rate (5.4 Gbps/lane)	—	185	—	pS	3
UI <sub>HR</sub>	Unit Interval for High Bit Rate (2.7 Gbps/lane)	—	370	—	pS	3
UI <sub>LR</sub>	Unit Interval for Reduced Bit Rate (1.62 Gbps/lane)	—	617	—	pS	3
Down_Spread_Amplitude	Link clock down spreading	0.0	—	0.5	%	
Down_Spread_Frequency	Link clock down-spreading frequency	30	—	33	kHz	
V <sub>TX-DIFFp-p-level0</sub>	Differential Peak-to-peak Output Voltage Level 0	0.34	0.4	0.46	V	2, 6
V <sub>TX-DIFFp-p-level1</sub>	Differential Peak-to-peak Output Voltage Level 1	0.51	0.6	0.68	V	2, 6
V <sub>TX-DIFFp-p-level2</sub>	Differential Peak-to-peak Output Voltage Level 2	0.69	0.8	0.92	V	2, 6
Vaux(Tx)	Aux peak-to-peak voltage at transmitting device	0.8	—	1.1	V	
Vaux(Rx)	Aux peak-to-peak voltage at receiving device	0.32	—	0.95	V	
De-emphasis 0dB	No De-emphasis	0	0	0	dB	2, 5
De-emphasis -3.5 dB	-3.5 dB Pre-emphasis Level	2.8	3.5	4.2	dB	2, 5
De-emphasis -6 dB	-6 dB Pre-emphasis Level	4.8	6	7.2	dB	2, 4, 5
L <sub>TX-SKEW-INTER_PAIR</sub>	Lane-to-Lane Output Skew at Tx package pins	—	—	2	UI	
TJ <sub>HBR2</sub>	Total Jitter at Tx package pins. High-Bit Rate (5.4 Gbps/lane)	—	—	114	ps	
TJ <sub>HBR</sub>	Total Jitter at Tx package pins. High-Bit Rate (2.7 Gbps/lane)	—	—	155	ps	

**Notes:**

1. All values are measured at the processor package pin level.
2. For embedded connection, support of level 2 de-emphasis and VSWING is optional.
3. Range is nominal +300 to -5300 ppm.
4. De-emphasis level of -6 dB exist only for output voltage level 1
5. Equalization in this table defined in terms of de-emphasize for consistency with PCI Express\*. The DP specification specifies equalization in terms of "pre-emphasis".
6. The diff voltage swing meets VESA\* Specification Revision 1.2 DP requirements.

### 7.3.7 HDMI \* AC Specifications

Table 7-32. HDMI \* AC Specifications

Symbol	Parameter	Min	Max	Unit	Notes <sup>1</sup>
UI	Unit Interval (TX) @ 2.97 GT/s	336.6	336.8	ps	-
$T_{TX-EYE}$	Minimum Transmission Eye Width (TX)	0.75*UI		$T_{BIT}$	2
$T_{TX-RISE/FALL}$	D+/D- TX Output Rise/Fall time	0.15*UI		$T_{BIT}$	2
Rise/Fall	20% - 80% (connector)	75	—	ps	-
TMDS Clock Jitter	TMDS Clock Jitter (connector)	—	0.25	$T_{BIT}$	-
T-skew-intra-pair	Intra pair skew (connector)	—	0.15	$T_{BIT}$	-
T-skew-intra-pair	Intra pair skew (connector)	—	0.2	$T_{character}$	-
Duty Cycle	Clock Duty Cycle (connector)	40	60	%	-

**Notes:**

1. Specified at the measurement point into a timing and voltage compliance test load and measured over any 250 consecutive TX UIs. (Also refer to the Transmitter compliance eye diagram)
2.  $T_{TX-EYE} = 0.70$  UI provides for a total sum of deterministic and random jitter budget of  $T_{TXJITTER-MAX} = 0.30$  UI for the Transmitter collected over any 250 consecutive TX UIs. The  $T_{TXEYE-MEDIAN-to-MAX-JITTER}$  specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

### 7.3.8 Miscellaneous AC Specifications

Table 7-33. Miscellaneous AC Specification

T# Parameter	Min	Max	Unit	Figure	Notes
T1: Asynchronous CMOS input pulse width	10	—	BCLKs	7-7	-
T4: PROCHOT# output pulse width	500	—	μs	7-7	-
T5: THERMTRIP# assertion until $V_{CC}$ removed	—	500	ms	7-8	1

**Note:**

1. This specification is independent of platform VR configuration.

### 7.3.9 Testability AC Specifications

Table 7-34. Testability Signal Group AC Specifications (Sheet 1 of 2)

T# Parameter	Min	Max	Unit	Figure	Notes
T14: PROC_TCK Period	15	—	ns	-	1, 2, 3, 4
T15: TDI, TMS Setup Time	3	—	ns	7-6	1, 2, 3, 4
T16: TDI, TMS Hold Time	3	—	ns	7-6	1, 2, 3, 4
T17: TDO Clock to Output Delay	0.3	4.5	ns	7-6	1, 2, 3, 4
T18: TRST# Assert Time	2	—	$T_{TCK}$	7-7	1, 2, 3, 4, 5

**Table 7-34. Testability Signal Group AC Specifications (Sheet 2 of 2)**

T# Parameter	Min	Max	Unit	Figure	Notes
<b>Notes:</b>					
1.	Unless otherwise noted, all specifications in this table apply to all processor frequencies.				
2.	Not 100% tested. Specified by design characterization.				
3.	It is recommended that TMS be asserted while TRST# is being de-asserted.				
4.	Referenced to the rising edge of TCK.				
5.	TRST# is synchronized to TCK and asserted for five TCK periods while TMS is asserted.				

### 7.3.10 SVID AC Specifications

**Table 7-35. SVID Signal Group AC Specifications**

T # Parameter	Min	Max	Unit	Figure	Notes <sup>1, 2</sup>
VIDSCLK period	38.09	—	ns	—	—
VIDSOUT output valid delay with respect to VIDSCLK	1.20	9.60	ns	—	—
VIDSOUT output jitter	-3.60	0.65	ns	—	3
VIDSOUT input setup time	1.00	—	ns	—	3, 4
VIDSOUT input hold time	3.00	—	ns	—	3, 4
VIDSCLK Rise Time	—	2.50	ns	—	7
VIDSCLK Fall Time	—	2.50	ns	—	8
Duty Cycle	42.00	57.00	%	—	—
<b>Notes:</b>					
1.	Refer the voltage regulator design guidelines for additional information.				
2.	Platform support for VID transitions is required for the processor to operate within specifications.				
3.	Referenced to rising edge of VIDSCLK.				
4.	Minimum edge rate of 0.5 V/nS.				
5.	High time is measured with respect to 0.3 * Vcc <sub>ST</sub> .				
6.	Low time is measured with respect to 0.7 * Vcc <sub>ST</sub> .				
7.	Rise time is measured from 0.3 * Vcc <sub>ST</sub> to 0.7 * Vcc <sub>ST</sub> for CMOS buffer, and 0.66*VCCST ±200mv for GTL buffer.				
8.	Fall time is measured from 0.7 * Vcc <sub>ST</sub> to 0.3 * Vcc <sub>ST</sub> for CMOS buffer, and 0.66*VCCST ±200mv for GTL buffer.				
9.	Period and duty cycle are measured with respect to 0.5 * Vcc <sub>ST</sub> .				

## 7.4 ~~TDP Power Penalty Scenarios~~

**Table 7-36. TDP Power Penalty Scenarios (Sheet 1 of 2)**

Scenarios	Segments	TDP Power Penalty [mW]	battery life impact
Increasing the LPDDR3 speed rate from 1600 to 1866 [MT/s]	Y-Processor Line - Dual Core GT2	320	5-7%
Increasing the LPDDR3 speed rate from 1600 to 1866 [MT/s]	U-Processor Line - Dual Core GT2 U-Processor Line - Dual Core GT3+OPC	300	5-7%
Increasing the LPDDR3 speed rate from 1600 to 2133 [MT/s]	U-Processor Line - Dual Core GT2 U-Processor Line - Dual Core GT3+OPC	400	5-10%

Table 7-36. TDP Power Penalty Scenarios (Sheet 2 of 2)

Scenarios	Segments	TDP Power Penalty [mW]	battery life impact
Increasing the DDR4 speed rate from 1866 to 2133 [MT/s]	U-Processor Line - Dual Core GT2 U-Processor Line - Dual Core GT3+OPC	400	5-10%
Using display resolution of "3840x2160 @60Hz" for Y-Processor Line, or "4096x2304 @60Hz" for U-Processor Line, per Display Port for either eDP/DP.	Y-Processor Line - Dual Core GT2 U-Processor Line - Dual Core GT2 U - Dual Core GT3+OPC	260	4-6%
Setting VCC <sub>IO</sub> to 0.95V	Y -Processor Line - Dual Core GT2	250	4-6%

## 7.5 Test Access Port (TAP) Connection

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, Intel recommends the processor be first in the TAP chain, followed by any other components within the system. Refer the appropriate processor Testability Information – Boundary Scan Description Language (BSDL) File for more details (Refer Related documents section). A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting an input of the appropriate voltage. Two copies of each signal may be required with each driving a different voltage level.

The processor supports Boundary Scan (JTAG) IEEE 1149.1-2001 and IEEE 1149.6-2003 standards.

## 7.6 Processor AC Timing Waveforms

The following figures are used in conjunction with the AC timing tables in Section 7.3.

For the following figures these notes apply:

- All common clock AC timings signals are referenced to the Crossing Voltage ( $V_{CROSS}$ ) of the BCLKP/BCLKN at rising edge of BCLKP.
- All source synchronous AC timings are referenced to their associated strobe (address or data). Source synchronous data signals are referenced to the falling edge of their associated data strobe. Source synchronous address signals are referenced to the rising and falling edge of their associated address strobe.
- All AC timings for the TAP signals are referenced to the TCK at  $0.5 * V_{CC_{ST}}$  at the processor lands. All TAP signal timings (TMS, TDI, and so on) are referenced at  $0.5 * V_{CC_{ST}}$  at the processor die (pads).
- All CMOS signal timings are referenced at  $0.5 * V_{CC_{ST}}$  at the processor pins.

Figure 7-2. Differential Clock – Differential Measurements




Figure 7-3. Differential Clock – Single-Ended Measurements




Figure 7-4. DDR Command / Control and Clock Timing Waveform




Figure 7-5. DDR Data Setup and Hold Timing Waveform




Figure 7-6. TAP Valid Delay Timing Waveform




Figure 7-7. Test Reset (TRST#), Async Input, and PROCHOT# Output Timing Waveform





Figure 7-8. THERMTRIP# Power Down Sequence



## 7.7 Signal Quality

Data transfer requires the clean reception of data signals and clock signals. Ringing below receiver thresholds, non-monotonic signal edges, and excessive voltage swings will adversely affect system timings. Ringback and signal non-monotonicity cannot be tolerated since these phenomena may inadvertently advance receiver state machines. Excessive signal swings (overshoot and undershoot) are detrimental to silicon gate oxide integrity, and can cause device failure if absolute voltage limits are exceeded. Overshoot and undershoot can also cause timing degradation due to the build up of inter-symbol interference (ISI) effects.

For these reasons, it is crucial that the designer work towards a solution that provides acceptable signal quality across all systematic variations encountered in volume manufacturing.

This section documents signal quality metrics used to derive topology and routing guidelines through simulation. All specifications are specified at the processor die (pad measurements).

Specifications for signal quality are for measurements at the processor IA core only and are only observable through simulation. Therefore, proper simulation is the only way to verify proper timing and signal quality.

### 7.7.1 Input Reference Clock Signal Quality Specifications

Overshoot/Undershoot and Ringback specifications for BCLKP/BCLKN are in Table 7-37. Overshoot/Undershoot and Ringback specifications for the System Memory Reference Clocks are specified by the DIMM.

### 7.7.2 System Memory Signal Quality Specifications

Signal Quality specifications for Differential signals are included as part of the DC specifications and AC specifications. Various scenarios have been simulated to generate a set of layout guidelines. These are available in the platform design guide.

## 7.8 Overshoot / Undershoot Guidelines

Overshoot (or undershoot) is the absolute value of the maximum voltage above or below  $V_{SS}$ . The overshoot/undershoot specifications limit transitions beyond  $V_{CC_{IO}}$ / $V_{CC_{ST}}$  due to the fast signal edge rates. The processor can be damaged by single and/or repeated overshoot or undershoot events on any input, output, or I/O buffer if the charge is large enough (that is, if the over/undershoot is great enough). Baseboard designs that meet signal integrity and timing requirements and that do not exceed the maximum overshoot or undershoot limits listed in Table 7-37 will ensure reliable I/O performance for the lifetime of the processor.

### 7.8.1 $V_{CC}$ Overshoot Specification

$V_{CC}$  specifications are included in Section 7-2

### 7.8.2 Overshoot / Undershoot Magnitude

Magnitude describes the maximum potential difference between a signal and its voltage reference level. For the processor, both are referenced to  $V_{SS}$ . It is important to note that the overshoot and undershoot conditions are separate and their impact should be determined independently.

The pulse magnitude and duration should be used to determine if the overshoot/undershoot pulse is within specifications.

### 7.8.3 Overshoot / Undershoot Pulse Duration

Pulse duration describes the total amount of time that an overshoot/undershoot event exceeds the overshoot/undershoot reference voltage. The total time could encompass several oscillations above the reference voltage. Multiple overshoot/undershoot pulses within a single overshoot/undershoot event may need to be measured to determine the total pulse duration.

Oscillations below the reference voltage cannot be subtracted from the total overshoot/undershoot pulse duration.


Table 7-37. Processor Overshoot / Undershoot Specifications

Signal Group	Maximum Overshoot	Overshoot Duration	Minimum Undershoot	Undershoot Duration
DDR	$1.4*V_{DDQ}$	$0.125*T_{CK} - 0.025$	$-0.4*V_{DDQ}$	$0.125*T_{CK} - 0.025$
Control Sideband, Graphics and TAP Signals group	$1.18*V_{CC_{ST}}$	37 ns	$-0.27*V_{CC_{ST}}$	3 ns

**Notes:**

1. These specifications are measured at the processor pin.
2. These overshoot/undershoot values are absolute worst case, and measured under the assumption of full compliance with Platform Design Guide specification.
3. Refer the following figure for description of allowable Overshoot/Undershoot magnitude and duration.

Figure 7-9. Maximum Acceptable Overshoot / Undershoot Waveform



§ §

# 8 Package Mechanical Specifications

## 8.1 Package Mechanical Attributes

The U and H-Processor Line use a Flip Chip technology available in a Ball Grid Array (BGA) package. The S-Processor Line uses a Flip Chip technology available in Land Grid Array (LGA). The following table provides an overview of the mechanical attributes of the package.

## 8.2 Package Loading Specifications

Table 8-1. Package Mechanical Attributes

Package	Parameter	U-Processor Line	H-Processor Line	S-Processor Line	X-Processor Line
		4-Core/2-Core GT3+OPC/GT2	6-Core GT2	8-Core/6-Core/4-Core GT2	Quad Core GT0
Package Technology	Package Type	Flip Chip Ball Grid Array	Flip Chip Ball Grid Array	Flip Chip Land Grid Array	Flip Chip Land Grid Array
	Interconnect	Ball Grid Array (BGA)	Ball Grid Array (BGA)	Land Grid Array (LGA)	Land Grid Array (LGA)
	Lead Free	Yes	Yes	N/A	N/A
	Halogenated Flame Retardant Free	Yes	Yes	Yes	Yes
Package Configuration	Solder Ball Composition	SAC405	SAC405	N/A	N/A
	Ball/Pin Count	1528	1440	1151	2066
	Grid Array Pattern	Balls Anywhere	Balls Anywhere	Grid Array	Grid Array
	Land Side Capacitors	Yes	Yes	Yes	Yes
	Die Side Capacitors	No	Yes	Yes	No
	Die Configuration	3 Dice MCP	1 Die Single-Chip Package	1 Die Single-Chip Package with IHS	1 Die Single-Chip Package with IHS
Package Dimensions	Nominal Package Size	46x24 mm	42x28 mm	37.5x37.5 mm	58.5x51 mm
	Min Ball/Pin pitch	0.65 mm	0.65 mm	0.914 mm	1.016 mm

**Table 8-2. Package Loading Specifications**

Maximum Static Normal Load	Limit	Minimum PCB Thickness Assumptions	Notes
U-Processor Line	67 N (15 lbf)	0.8 mm	1, 2, 3
H-Processor Line	67 N (15 lbf)	1.0 mm	1, 2, 3
	111 N (25 lbf)	1.0 mm	1, 2, 3, 4

**Notes:**

1. The thermal solution attach mechanism should not induce continuous stress to the package. It may only apply a uniform load to the die to maintain a thermal interface.
2. This specification applies to the uniform compressive load in the direction perpendicular to the dies' top surface. Load should be centered on processor die center.
3. This specification is based on limited testing for design characterization.
4. This load limit assumes the use of a backing plate.

## 8.3 Package Storage Specifications

**Table 8-3. Package Storage Specifications**

Parameter	Description	Min	Max	Notes
T <sub>Absolute Storage</sub>	The non-operating device storage temperature. Damage (latent or otherwise) may occur when subjected to this temperature for any length of time.	-25 °C	125 °C	1, 2, 3
T <sub>Sustained Storage</sub>	The ambient storage temperature limit (in shipping media) for the sustained period of time.	-5 °C	40 °C	1, 2, 3
RH <sub>Sustained Storage</sub>	The maximum device storage relative humidity for the sustained period of time.	60% @ 24 °C		1, 2, 3
TIME <sub>Sustained Storage</sub>	Maximum time: associated with customer shelf life.	NA	Moisture Sensitive Devices: 60 months from bag seal date; Non-moisture sensitive devices: 60 months from lot date	1, 2, 3

**Notes:**

1. TABSOLUTE STORAGE applies to the un-assembled component only and does not apply to the shipping media, moisture barrier bags or desiccant. Refers to a component device that is not assembled in a board or socket that is not to be electrically connected to a voltage reference or I/O signals.
2. Specified temperatures are based on data collected. Exceptions for surface mount re-flow are specified by applicable JEDEC J-STD-020 and MAS documents. The JEDEC, J-STD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from moisture barrier bag.
3. Post board attach storage temperature limits are not specified for non-Intel branded boards. Consult your board manufacturer for storage specifications

§ §