

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



THIS SPEC IS OBSOLETE

Spec No: 001-98491

Spec Title: AN98491 - RECOMMENDED PCB ROUTING

GUIDELINES FOR A CYPRESS E.MMC

MEMORY DEVICE

Replaced by: NONE





Recommended PCB Routing Guidelines for a Cypress e.MMC Memory Device

AN98491 provides general routing guidelines for PCBs designed with a Cypress e.MMC memory device.

1 Introduction

This application note provides general routing guidelines for printed circuit board (PCBs) designed with a Cypress® e.MMC memory device. It does not eliminate the need for customer signal integrity/power delivery simulations and should be used as an initial reference towards PCB design with a Cypress e.MMC memory device. Customers should use Cypress-provided IBIS models for signal timing/crosstalk simulations.

If customers cannot meet or beat the recommendations in this application note, detailed simulations should be performed to determine whether the exceptions impact bus performance.

This document applies to the following Cypress devices:

■ S4041XXX1B1 e.MMC series

2 Signal Descriptions

Table 1 describes various pins (and their function) used inthe S4041-1B1 e.MMC memory device.


Table 1. Pin Description

Pin Name	Туре	Description			
DAT0 - DAT7	I/O	Bidirectional data channels used for data transfers.			
CMD	I/O	Bidirectional command channel used for device initialization and command transfers.			
CLK	Input	Clock input.			
RST_N	Input	Hardware reset.			
VCC	Power	Supply voltage for the flash memory.			
VCCQ	Power	Supply voltage for the memory controller and MMC interface.			
VDDI	Power	Internal power node. Connect capacitor to ground.			
VSS	Power	Ground pin for the flash memory.			
VSSQ	Power	Ground pin for the memory controller and MMC interface.			
NC	_	Not connected.			
RFU	_	Reserved for future use. Do not connect.			



3 Package Breakout Routing Recommendations

Figure 1. FBGA 153 (Top View, Balls Down)



package breakout recommended direction






Figure 2. BGA 100 (Top View, Balls Down)

For the FBGA 153-ball package (Figure 1), a westward breakout is recommended to achieve the best length matching and shortest distance to the host controller. The supply balls can be connected to vias between the ball matrix (on PCB) to connect the PWR/GND layers.

For the BGA 100-ball package (Figure 2), a southward breakout is recommended to achieve the best length matching and shortest distance to the host controller.

During PCB breakout, use as below:

■ BGA100:

Ball pad size: 0.35

SRO size: 0.5

■ BGA153:

Ball pad size: 0.25

- SRO size: 0.35

Once the ball field is cleared, customers can redirect the traces in the direction of the Host controller package while maintaining a minimum 4 mil or better spacing between traces.



3.1 Top Layer Only PCB Breakout Options

Figure 3. FBGA 153 BALLMAP (Top view, balls down)
Top layer only PCB breakout recommendation







Figure 4. FBGA 100 BALLMAP (Top view, balls down)
Top layer only PCB breakout recommendation



Recommended decoupling capacitors:

— VCCQ ≥ 0.1 μF x1

2.2 μF x1

2 x 2 μF

- VCC ≥ 0.1 μF x1 and 2.2 μF x1
- VDDi ≥ 0.1 μF x1 and 2.2 μF x1

Capacitors that are placed in the backplane are noted with a dotted line

Legend	Description
	VDDI Power Rail
	VCCQ Power Rail
	VCC Power Rail
	VSS Plane

4 Stackup Requirements

- Customer stackups can vary based on the end application, however Cypress recommends that all signal traces be well referenced to a solid GND plane.
- It is recommended to dedicate a plane layer to V_{CC}.
- The most straightforward stackup to meet the above requirements is a minimum 6-layer stackup as shown below:
 - Top Layer: GND plane (allow signal breakout on this layer)
 - Signal
 - GND
 - V_{CC}
 - Signal
 - Bottom Layer: GND plane (allow some signal breakout on this layer)

The signal trace width and trace height from the GND plane needs to be adjusted based on signal impedance requirements.

- It is possible to reduce the layer requirement to a 4-layer PCB. However, the signal impedance needs to be met and the signals should be routed over a solid GND plane:
 - Top Layer (Signal):Add as many GND guard traces next to e.MMC signals as possible and connect to the GND plane using vias
 - GND



- V_{CC}
- Bottom layer (Signal):Add as many GND guard traces next to e.MMC signals as possible and connect to the GND plane using vias

5 Power Delivery Guidelines

- It is recommend to connect V_{CC}/V_{CC}Q to the V_{CC} plane layer with μvias while maintaining the breakout trace as large as allowed by the ball pitch. A separate plane flood on the V_{CC} layer is needed for V_{CC} and V_{CC}Q supplies.
- It is recommend to connect V_{SS}/V_{SS}Q to the V_{SS} plane with μvias while maintaining the breakout trace as large as allowed by the ball pitch. V_{SS} and V_{SS}Q can be shared into one plane.
- It is recommended to keep the supply trace lengths ≤ 400 mil and the trace width ≥ 20 mil.
- The same care, as explained in the bullets above, should be taken for traces from the voltage regulator (PMIC) feeding into V_{CC} and V_{CC}Q. This will minimize the IR drop from the regulator.
- As much as possible, do not share V_{CC}/V_{CC}Q supply planes with other interfaces to avoid noise coupling. V_{SS} can be shared as long as it is a homogeneous plane.

Decoupling Capacitor Recommendations

- X7R or X5R capacitors are recommended with a rated voltage > 6.3 V.
- 0603 or a smaller size is recommended.
- Pick capacitors with low ESL and ESR.
- It is important to place decoupling caps as close to the target supply balls while maintaining > 20 mil trace width for supply connections to capacitor SMT pads.
- ■Recommended Value and Quantity:

```
V_{CC}Q \ge 0.1 \mu F \times 1
```

2.2 µF x 1 (for BGA153, this cap should be as close as possible to C6 ball)

1 x 1 µF

1 x 1 µF (additional cap only for BGA100 package)

 $V_{CC} \ge 0.1 \, \mu F \, x \, 1 \, and \, 2.2 \, \mu F \, x \, 1$

 $V_{DDi} \ge 0.1 \, \mu F \, x \, 1 \, and \, 2.2 \, \mu F \, x \, 1$

The customer is requested to place all of the caps shown above. For $V_{CC}Q$ caps, they should be located as close as possible to the $V_{CC}Q/V_{SS}Q$ balls near the DAT0-7 signals.

6 Signal Routing Guidelines

Customers are recommended to meet or beat the following signal routing recommendations below:

- All length/mismatch guidelines are provided in inches. It is assumed that 1 inch is ~166 ps. Customers should use signal integrity tools to estimate the actual trace velocity and path delays to ensure that the above assumption is not violated.
- A typical 1 inch/50 ohm transmission line has a line capacitance of ~3.3 pF. While considering the total load on a line, both line length and pin capacitance values of all components connected to that line should be considered.
- Customers are encouraged to perform signal integrity simulations using Cypress-provided IBIS models to determine actual guidelines suitable for their application. Use the guidelines listedhere as a starting reference.
- Typically, delay is measured between t_{VM} (timing reference voltage, which is usually V_{CC}/2) of the source to t_{VM} of the destination. However, pay attention to the signal polarity in the datasheet to check whether the timing is measured at the rising or falling edge.
- In general, through hole vias are OK on signals as the long as the board is not too thick. Otherwise these vias add impedance discontinuities and capacitance. Wherever possible use a μVia+Buried via combination.




- Either Microstrip line or Stripline is allowed for signal routing as long as trace impedance is maintained for all signals at 50 ohm ± 10%.
- Signal trace length skew constraints
 - Mismatch within DAT0~DAT7 ≤ 250 mil
 - CLK to DAT0-7 mismatch ≤ 250 mil
 - CLK to CMD mismatch ≤ 250 mil
 - CLK to RST_N mismatch ≤ 1000 mil
- Signal spacing constraints from other signals
 - CLK: > 2H
 - DS: > 2H
 - DAT0~DAT7: > 1.5H
 - CMD: > 1.5H
 - RST_N: > 1.5H

Where H is the height of the dielectric between signal and GND (reference layer)

- Match the via count between two signals which are being considered for length matching
- CLK and DAT0-DAT7 maximum trace lengths are dependent on the following:
 - The maximum capacitive load allowed per the data sheet (1 inch ~ 3.3 pf).
 - The T_{ODLY} parameter of the e.MMC memory device.
 - The round-trip flight time due to the transmission line delays on the CLK and DAT0-DAT7 signals.
 - The input setup and hold time requirements of the e.MMC memory device.

7 Series Termination and Pull-Up Resistor Recommendations



Parameter	Symbol	Recommende d	Comments
Pull-up resistance for CMD	R_CMD	10 kΩ	To prevent bus floating.
Pull-up resistance for DAT[7:0]	R_DAT	50 kΩ	To prevent bus floating.
Pull-up resistance for RST_n	R_RST_n	50 kΩ	A pull-up resistance on the RST_n (H/W reset) line is not required if the host does not enable the H/W reset feature.
Series termination for CLK	SR_CLK	22Ω	To stabilize the clock signal. It is recommended for customers to perform simulations using the controller IBIS model to confirm this value.



8 Test Points and Oscilloscope Measurements

- Test points should be added as close to the Controller for DAT0-7 and as close to the e.MMC package for all signals.
- When the controller is driving, it is meaningful to look at the signal as close to the e.MMC device as possible. When the e.MMC device is driving, the opposite is true.
- While creating a test pad, the stub resulting from the pad should be minimized. It is recommended for the customer to probe at the breakout via if the customer has the ability to do this instead of creating test pad stubs.
- While performing scope measurements, please use > 3-GHz bandwidth scope as well as a low-impedance probe.
- Always measure V_{CC}-V_{SS} at the controller, voltage regulator, next to the connector (either side) and at the e.MMC device. This needs to be done prior to making any signal measurements to ensure that the supply is not noisy. A noisy supply will impact signal timing. Also, these measurements establish the IR drop from the regulator to the controller or the regulator to the e.MMC device.
- While measuring signals, it is a good idea to set the trigger on the most common switching signals such as the CLK.


9 Conclusion

This application note provides general routing guidelines for PCBs designed with a Cypress e.MMC memory device. For any questions regarding this application note, enter a support request on the Cypress support website or contact your Cypress representative.



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	_	_	08/25/2014	Initial version	
*A	-	03/02/2015		Package Breakout Routing Recommendation: FBGA 153 (Top View, Balls Down) figure: corrected ball C5 to NC Added section: Top Layer Only PCB Breakout Options Updated sections: Stackup Requirements, Power Delivery Guidelines, Signal Routing Guidelines Series Termination and Pull-Up Resistor Recommendations: Changed Comments fo 'Pull-up resistance for RST_n'	
*B	4943471	MSWI	09/30/2015	Updated in Cypress template	
*C	5815018	AESATMP8	07/13/2017	Updated logo and Copyright.	
*D	6040688	MNAD	01/22/2018	Obsolete application note.	





Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu cypress.com/psoc **PSoC** Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/wireless



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.