Permalink
Find file
Fetching contributors…
Cannot retrieve contributors at this time
executable file 693 lines (692 sloc) 29.6 KB
<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
<component
name="$${FILENAME}"
displayName="$${FILENAME}"
version="1.0"
description=""
tags=""
categories="System" />
<parameter name="bonusData"><![CDATA[bonusData
{
element $${FILENAME}
{
}
element jtag_uart.avalon_jtag_slave
{
datum baseAddress
{
value = "16781456";
type = "String";
}
}
element keypad_component_0.avalon_slave_0
{
datum baseAddress
{
value = "16781392";
type = "String";
}
}
element clk_0
{
datum _sortIndex
{
value = "0";
type = "int";
}
}
element lcd_display.control_slave
{
datum baseAddress
{
value = "16781408";
type = "String";
}
}
element sysid.control_slave
{
datum baseAddress
{
value = "16781464";
type = "String";
}
}
element cpu
{
datum _sortIndex
{
value = "3";
type = "int";
}
}
element eulerblock_0
{
datum _sortIndex
{
value = "11";
type = "int";
}
}
element cpu.jtag_debug_module
{
datum baseAddress
{
value = "16779264";
type = "String";
}
}
element jtag_uart
{
datum _sortIndex
{
value = "5";
type = "int";
}
}
element keypad_component_0
{
datum _sortIndex
{
value = "10";
type = "int";
}
}
element lcd_display
{
datum _sortIndex
{
value = "9";
type = "int";
}
datum megawizard_uipreferences
{
value = "{}";
type = "String";
}
}
element leds
{
datum _sortIndex
{
value = "7";
type = "int";
}
}
element pwm_component_0
{
datum _sortIndex
{
value = "8";
type = "int";
}
}
element pwm_timer
{
datum _sortIndex
{
value = "12";
type = "int";
}
}
element eulerblock_0.s1
{
datum baseAddress
{
value = "16781376";
type = "String";
}
}
element leds.s1
{
datum baseAddress
{
value = "16781440";
type = "String";
}
}
element pwm_timer.s1
{
datum baseAddress
{
value = "16781312";
type = "String";
}
}
element sdram.s1
{
datum baseAddress
{
value = "8388608";
type = "String";
}
}
element pwm_component_0.s1
{
datum baseAddress
{
value = "16781424";
type = "String";
}
}
element sys_clk_timer.s1
{
datum baseAddress
{
value = "16781344";
type = "String";
}
}
element sdram
{
datum _sortIndex
{
value = "2";
type = "int";
}
datum megawizard_uipreferences
{
value = "{}";
type = "String";
}
}
element sys_clk_timer
{
datum _sortIndex
{
value = "6";
type = "int";
}
}
element sysid
{
datum _sortIndex
{
value = "4";
type = "int";
}
}
element up_clocks_0
{
datum _sortIndex
{
value = "1";
type = "int";
}
}
}
]]></parameter>
<parameter name="clockCrossingAdapter" value="HANDSHAKE" />
<parameter name="device" value="EP3C16F484C6" />
<parameter name="deviceFamily" value="Cyclone III" />
<parameter name="deviceSpeedGrade" value="6" />
<parameter name="fabricMode" value="QSYS" />
<parameter name="generateLegacySim" value="false" />
<parameter name="generationId" value="5" />
<parameter name="globalResetBus" value="false" />
<parameter name="hdlLanguage" value="VERILOG" />
<parameter name="maxAdditionalLatency" value="1" />
<parameter name="projectName">nios2_quartus2_project.qpf</parameter>
<parameter name="sopcBorderPoints" value="false" />
<parameter name="systemHash" value="1" />
<parameter name="timeStamp" value="1361550948598" />
<parameter name="useTestBenchNamingPattern" value="false" />
<instanceScript></instanceScript>
<interface name="clk_in" internal="clk_0.clk_in" type="clock" dir="end">
<port name="clk_0" internal="in_clk" />
</interface>
<interface
name="clk_in_reset"
internal="clk_0.clk_in_reset"
type="reset"
dir="end">
<port name="reset_n" internal="reset_n" />
</interface>
<interface name="sdram_wire" internal="sdram.wire" type="conduit" dir="end" />
<interface
name="sdram_clk"
internal="up_clocks_0.sdram_clk"
type="clock"
dir="start" />
<interface
name="leds_output"
internal="leds.external_connection"
type="conduit"
dir="end" />
<interface
name="pwm"
internal="pwm_component_0.conduit_end"
type="conduit"
dir="end" />
<interface name="lcd" internal="lcd_display.external" type="conduit" dir="end" />
<interface
name="keypad_ext"
internal="keypad_component_0.conduit_end"
type="conduit"
dir="end" />
<module kind="clock_source" version="12.1" enabled="1" name="clk_0">
<parameter name="clockFrequency" value="50000000" />
<parameter name="clockFrequencyKnown" value="true" />
<parameter name="inputClockFrequency" value="0" />
<parameter name="resetSynchronousEdges" value="NONE" />
</module>
<module kind="altera_nios2_qsys" version="12.1" enabled="1" name="cpu">
<parameter name="setting_showUnpublishedSettings" value="false" />
<parameter name="setting_showInternalSettings" value="false" />
<parameter name="setting_preciseSlaveAccessErrorException" value="false" />
<parameter name="setting_preciseIllegalMemAccessException" value="false" />
<parameter name="setting_preciseDivisionErrorException" value="false" />
<parameter name="setting_performanceCounter" value="false" />
<parameter name="setting_illegalMemAccessDetection" value="false" />
<parameter name="setting_illegalInstructionsTrap" value="false" />
<parameter name="setting_fullWaveformSignals" value="false" />
<parameter name="setting_extraExceptionInfo" value="false" />
<parameter name="setting_exportPCB" value="false" />
<parameter name="setting_debugSimGen" value="false" />
<parameter name="setting_clearXBitsLDNonBypass" value="true" />
<parameter name="setting_bit31BypassDCache" value="true" />
<parameter name="setting_bigEndian" value="false" />
<parameter name="setting_export_large_RAMs" value="false" />
<parameter name="setting_asic_enabled" value="false" />
<parameter name="setting_asic_synopsys_translate_on_off" value="false" />
<parameter name="setting_oci_export_jtag_signals" value="false" />
<parameter name="setting_bhtIndexPcOnly" value="false" />
<parameter name="setting_avalonDebugPortPresent" value="false" />
<parameter name="setting_alwaysEncrypt" value="true" />
<parameter name="setting_allowFullAddressRange" value="false" />
<parameter name="setting_activateTrace" value="true" />
<parameter name="setting_activateTestEndChecker" value="false" />
<parameter name="setting_activateMonitors" value="true" />
<parameter name="setting_activateModelChecker" value="false" />
<parameter name="setting_HDLSimCachesCleared" value="true" />
<parameter name="setting_HBreakTest" value="false" />
<parameter name="muldiv_divider" value="true" />
<parameter name="mpu_useLimit" value="false" />
<parameter name="mpu_enabled" value="false" />
<parameter name="mmu_enabled" value="false" />
<parameter name="mmu_autoAssignTlbPtrSz" value="true" />
<parameter name="manuallyAssignCpuID" value="true" />
<parameter name="debug_triggerArming" value="true" />
<parameter name="debug_embeddedPLL" value="true" />
<parameter name="debug_debugReqSignals" value="false" />
<parameter name="debug_assignJtagInstanceID" value="false" />
<parameter name="dcache_omitDataMaster" value="false" />
<parameter name="cpuReset" value="false" />
<parameter name="is_hardcopy_compatible" value="false" />
<parameter name="setting_shadowRegisterSets" value="0" />
<parameter name="mpu_numOfInstRegion" value="8" />
<parameter name="mpu_numOfDataRegion" value="8" />
<parameter name="mmu_TLBMissExcOffset" value="0" />
<parameter name="debug_jtagInstanceID" value="0" />
<parameter name="resetOffset" value="0" />
<parameter name="exceptionOffset" value="32" />
<parameter name="cpuID" value="0" />
<parameter name="cpuID_stored" value="0" />
<parameter name="breakOffset" value="32" />
<parameter name="userDefinedSettings" value="" />
<parameter name="resetSlave" value="sdram.s1" />
<parameter name="mmu_TLBMissExcSlave" value="" />
<parameter name="exceptionSlave" value="sdram.s1" />
<parameter name="breakSlave">cpu.jtag_debug_module</parameter>
<parameter name="setting_perfCounterWidth" value="32" />
<parameter name="setting_interruptControllerType" value="Internal" />
<parameter name="setting_branchPredictionType" value="Automatic" />
<parameter name="setting_bhtPtrSz" value="8" />
<parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
<parameter name="mpu_minInstRegionSize" value="12" />
<parameter name="mpu_minDataRegionSize" value="12" />
<parameter name="mmu_uitlbNumEntries" value="4" />
<parameter name="mmu_udtlbNumEntries" value="6" />
<parameter name="mmu_tlbPtrSz" value="7" />
<parameter name="mmu_tlbNumWays" value="16" />
<parameter name="mmu_processIDNumBits" value="8" />
<parameter name="impl" value="Fast" />
<parameter name="icache_size" value="2048" />
<parameter name="icache_ramBlockType" value="Automatic" />
<parameter name="icache_numTCIM" value="0" />
<parameter name="icache_burstType" value="None" />
<parameter name="dcache_bursts" value="false" />
<parameter name="debug_level" value="Level1" />
<parameter name="debug_OCIOnchipTrace" value="_128" />
<parameter name="dcache_size" value="2048" />
<parameter name="dcache_ramBlockType" value="Automatic" />
<parameter name="dcache_numTCDM" value="0" />
<parameter name="dcache_lineSize" value="32" />
<parameter name="instAddrWidth" value="25" />
<parameter name="dataAddrWidth" value="25" />
<parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
<parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
<parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
<parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
<parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
<parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
<parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
<parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
<parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x800000' end='0x1000000' /><slave name='cpu.jtag_debug_module' start='0x1000800' end='0x1001000' /></address-map>]]></parameter>
<parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x800000' end='0x1000000' /><slave name='cpu.jtag_debug_module' start='0x1000800' end='0x1001000' /><slave name='pwm_timer.s1' start='0x1001000' end='0x1001020' /><slave name='sys_clk_timer.s1' start='0x1001020' end='0x1001040' /><slave name='eulerblock_0.s1' start='0x1001040' end='0x1001050' /><slave name='keypad_component_0.avalon_slave_0' start='0x1001050' end='0x1001060' /><slave name='lcd_display.control_slave' start='0x1001060' end='0x1001070' /><slave name='pwm_component_0.s1' start='0x1001070' end='0x1001080' /><slave name='leds.s1' start='0x1001080' end='0x1001090' /><slave name='jtag_uart.avalon_jtag_slave' start='0x1001090' end='0x1001098' /><slave name='sysid.control_slave' start='0x1001098' end='0x10010A0' /></address-map>]]></parameter>
<parameter name="clockFrequency" value="50000000" />
<parameter name="deviceFamilyName" value="Cyclone III" />
<parameter name="internalIrqMaskSystemInfo" value="65570" />
<parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
<parameter name="deviceFeaturesSystemInfo">NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
<parameter name="tightlyCoupledDataMaster0MapParam" value="" />
<parameter name="tightlyCoupledDataMaster1MapParam" value="" />
<parameter name="tightlyCoupledDataMaster2MapParam" value="" />
<parameter name="tightlyCoupledDataMaster3MapParam" value="" />
<parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
<parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
<parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
<parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
</module>
<module
kind="altera_avalon_sysid_qsys"
version="12.1"
enabled="1"
name="sysid">
<parameter name="id" value="-1091637521" />
<parameter name="timestamp" value="5" />
<parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
<parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
</module>
<module
kind="altera_avalon_jtag_uart"
version="12.1"
enabled="1"
name="jtag_uart">
<parameter name="allowMultipleConnections" value="false" />
<parameter name="avalonSpec" value="2.0" />
<parameter name="hubInstanceID" value="0" />
<parameter name="readBufferDepth" value="64" />
<parameter name="readIRQThreshold" value="8" />
<parameter name="simInputCharacterStream" value="" />
<parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
<parameter name="useRegistersForReadBuffer" value="false" />
<parameter name="useRegistersForWriteBuffer" value="false" />
<parameter name="useRelativePathForSimFile" value="false" />
<parameter name="writeBufferDepth" value="64" />
<parameter name="writeIRQThreshold" value="8" />
</module>
<module
kind="altera_avalon_timer"
version="12.1"
enabled="1"
name="sys_clk_timer">
<parameter name="alwaysRun" value="false" />
<parameter name="counterSize" value="32" />
<parameter name="fixedPeriod" value="false" />
<parameter name="period" value="1" />
<parameter name="periodUnits" value="MSEC" />
<parameter name="resetOutput" value="false" />
<parameter name="snapshot" value="true" />
<parameter name="systemFrequency" value="50000000" />
<parameter name="timeoutPulseOutput" value="false" />
<parameter name="timerPreset" value="FULL_FEATURED" />
</module>
<module
kind="altera_avalon_new_sdram_controller"
version="12.1"
enabled="1"
name="sdram">
<parameter name="TAC" value="5.5" />
<parameter name="TMRD" value="3" />
<parameter name="TRCD" value="20.0" />
<parameter name="TRFC" value="70.0" />
<parameter name="TRP" value="20.0" />
<parameter name="TWR" value="14.0" />
<parameter name="casLatency" value="3" />
<parameter name="clockRate" value="50000000" />
<parameter name="columnWidth" value="8" />
<parameter name="dataWidth" value="16" />
<parameter name="generateSimulationModel" value="false" />
<parameter name="initNOPDelay" value="0.0" />
<parameter name="initRefreshCommands" value="2" />
<parameter name="masteredTristateBridgeSlave" value="" />
<parameter name="model" value="custom" />
<parameter name="numberOfBanks" value="4" />
<parameter name="numberOfChipSelects" value="1" />
<parameter name="pinsSharedViaTriState" value="false" />
<parameter name="powerUpDelay" value="100.0" />
<parameter name="refreshPeriod" value="15.625" />
<parameter name="registerDataIn" value="true" />
<parameter name="rowWidth" value="12" />
</module>
<module kind="altera_up_clocks" version="12.0" enabled="1" name="up_clocks_0">
<parameter name="board" value="DE0" />
<parameter name="sys_clk_freq" value="50" />
<parameter name="sdram_clk" value="true" />
<parameter name="vga_clk" value="false" />
<parameter name="audio_clk" value="true" />
<parameter name="audio_clk_freq" value="12.288" />
<parameter name="AUTO_CLK_IN_PRIMARY_CLOCK_RATE" value="50000000" />
<parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
</module>
<module kind="altera_avalon_pio" version="12.1" enabled="1" name="leds">
<parameter name="bitClearingEdgeCapReg" value="false" />
<parameter name="bitModifyingOutReg" value="false" />
<parameter name="captureEdge" value="false" />
<parameter name="clockRate" value="50000000" />
<parameter name="direction" value="Output" />
<parameter name="edgeType" value="RISING" />
<parameter name="generateIRQ" value="false" />
<parameter name="irqType" value="LEVEL" />
<parameter name="resetValue" value="0" />
<parameter name="simDoTestBenchWiring" value="false" />
<parameter name="simDrivenValue" value="0" />
<parameter name="width" value="10" />
</module>
<module kind="pwm_component" version="1.1" enabled="1" name="pwm_component_0">
<parameter name="AUTO_S1_CLK_CLOCK_RATE" value="50000000" />
</module>
<module
kind="altera_avalon_lcd_16207"
version="12.1"
enabled="1"
name="lcd_display" />
<module
kind="keypad_component"
version="1.2"
enabled="1"
name="keypad_component_0">
<parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
</module>
<module kind="eulerblock" version="1.1" enabled="1" name="eulerblock_0">
<parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
</module>
<module
kind="altera_avalon_timer"
version="12.1"
enabled="1"
name="pwm_timer">
<parameter name="alwaysRun" value="true" />
<parameter name="counterSize" value="32" />
<parameter name="fixedPeriod" value="true" />
<parameter name="period" value="100" />
<parameter name="periodUnits" value="USEC" />
<parameter name="resetOutput" value="false" />
<parameter name="snapshot" value="false" />
<parameter name="systemFrequency" value="50000000" />
<parameter name="timeoutPulseOutput" value="false" />
<parameter name="timerPreset">SIMPLE_PERIODIC_INTERRUPT</parameter>
</module>
<connection kind="clock" version="12.1" start="clk_0.clk" end="cpu.clk" />
<connection kind="reset" version="12.1" start="clk_0.clk_reset" end="cpu.reset_n" />
<connection
kind="avalon"
version="12.1"
start="cpu.instruction_master"
end="cpu.jtag_debug_module">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01000800" />
</connection>
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="cpu.jtag_debug_module">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01000800" />
</connection>
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="sysid.control_slave">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001098" />
</connection>
<connection kind="reset" version="12.1" start="clk_0.clk_reset" end="sysid.reset" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="sysid.clk" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="jtag_uart.clk" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="jtag_uart.reset" />
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="jtag_uart.avalon_jtag_slave">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001090" />
</connection>
<connection kind="interrupt" version="12.1" start="cpu.d_irq" end="jtag_uart.irq">
<parameter name="irqNumber" value="16" />
</connection>
<connection kind="clock" version="12.1" start="clk_0.clk" end="sys_clk_timer.clk" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="sys_clk_timer.reset" />
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="sys_clk_timer.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001020" />
</connection>
<connection
kind="interrupt"
version="12.1"
start="cpu.d_irq"
end="sys_clk_timer.irq">
<parameter name="irqNumber" value="1" />
</connection>
<connection kind="reset" version="12.1" start="clk_0.clk_reset" end="sdram.reset" />
<connection kind="avalon" version="12.1" start="cpu.data_master" end="sdram.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x00800000" />
</connection>
<connection
kind="avalon"
version="12.1"
start="cpu.instruction_master"
end="sdram.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x00800000" />
</connection>
<connection
kind="clock"
version="12.1"
start="clk_0.clk"
end="up_clocks_0.clk_in_primary" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="up_clocks_0.clk_in_primary_reset" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="sdram.clk" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="leds.clk" />
<connection kind="reset" version="12.1" start="clk_0.clk_reset" end="leds.reset" />
<connection kind="avalon" version="12.1" start="cpu.data_master" end="leds.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001080" />
</connection>
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="pwm_component_0.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001070" />
</connection>
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="pwm_component_0.reset_sink" />
<connection
kind="clock"
version="12.1"
start="clk_0.clk"
end="pwm_component_0.s1_clk" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="lcd_display.clk" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="lcd_display.reset" />
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="lcd_display.control_slave">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001060" />
</connection>
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="keypad_component_0.avalon_slave_0">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001050" />
</connection>
<connection
kind="clock"
version="12.1"
start="clk_0.clk"
end="keypad_component_0.clock_sink" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="keypad_component_0.reset_sink" />
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="eulerblock_0.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001040" />
</connection>
<connection
kind="clock"
version="12.1"
start="clk_0.clk"
end="eulerblock_0.clock_sink" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="eulerblock_0.reset_sink" />
<connection kind="clock" version="12.1" start="clk_0.clk" end="pwm_timer.clk" />
<connection
kind="reset"
version="12.1"
start="clk_0.clk_reset"
end="pwm_timer.reset" />
<connection
kind="avalon"
version="12.1"
start="cpu.data_master"
end="pwm_timer.s1">
<parameter name="arbitrationPriority" value="1" />
<parameter name="baseAddress" value="0x01001000" />
</connection>
<connection kind="interrupt" version="12.1" start="cpu.d_irq" end="pwm_timer.irq">
<parameter name="irqNumber" value="5" />
</connection>
</system>